Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/18640/?format=api
{ "id": 18640, "url": "https://patches.dpdk.org/api/patches/18640/?format=api", "web_url": "https://patches.dpdk.org/project/dpdk/patch/1482988612-6638-16-git-send-email-shreyansh.jain@nxp.com/", "project": { "id": 1, "url": "https://patches.dpdk.org/api/projects/1/?format=api", "name": "DPDK", "link_name": "dpdk", "list_id": "dev.dpdk.org", "list_email": "dev@dpdk.org", "web_url": "http://core.dpdk.org", "scm_url": "git://dpdk.org/dpdk", "webscm_url": "http://git.dpdk.org/dpdk", "list_archive_url": "https://inbox.dpdk.org/dev", "list_archive_url_format": "https://inbox.dpdk.org/dev/{}", "commit_url_format": "" }, "msgid": "<1482988612-6638-16-git-send-email-shreyansh.jain@nxp.com>", "list_archive_url": "https://inbox.dpdk.org/dev/1482988612-6638-16-git-send-email-shreyansh.jain@nxp.com", "date": "2016-12-29T05:16:34", "name": "[dpdk-dev,v3,15/33] drivers/common/dpaa2: dpio portal driver", "commit_ref": null, "pull_url": null, "state": "superseded", "archived": true, "hash": "780ddbd7972a7069be15ffb5b8cc815abef768d9", "submitter": { "id": 497, "url": "https://patches.dpdk.org/api/people/497/?format=api", "name": "Shreyansh Jain", "email": "shreyansh.jain@nxp.com" }, "delegate": { "id": 319, "url": "https://patches.dpdk.org/api/users/319/?format=api", "username": "fyigit", "first_name": "Ferruh", "last_name": "Yigit", "email": "ferruh.yigit@amd.com" }, "mbox": "https://patches.dpdk.org/project/dpdk/patch/1482988612-6638-16-git-send-email-shreyansh.jain@nxp.com/mbox/", "series": [], "comments": "https://patches.dpdk.org/api/patches/18640/comments/", "check": "fail", "checks": "https://patches.dpdk.org/api/patches/18640/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<dev-bounces@dpdk.org>", "X-Original-To": "patchwork@dpdk.org", "Delivered-To": "patchwork@dpdk.org", "Received": [ "from [92.243.14.124] (localhost [IPv6:::1])\n\tby dpdk.org (Postfix) with ESMTP id 8B894F94A;\n\tThu, 29 Dec 2016 06:15:55 +0100 (CET)", "from NAM03-BY2-obe.outbound.protection.outlook.com\n\t(mail-by2nam03on0041.outbound.protection.outlook.com [104.47.42.41])\n\tby dpdk.org (Postfix) with ESMTP id 7754FF91B\n\tfor <dev@dpdk.org>; Thu, 29 Dec 2016 06:15:08 +0100 (CET)", "from BN3PR0301CA0059.namprd03.prod.outlook.com (10.160.152.155) by\n\tCY1PR0301MB0745.namprd03.prod.outlook.com (10.160.159.151) with\n\tMicrosoft SMTP Server (version=TLS1_2,\n\tcipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384_P384) id 15.1.803.11;\n\tThu, 29 Dec 2016 05:15:06 +0000", "from BL2FFO11FD011.protection.gbl (2a01:111:f400:7c09::178) by\n\tBN3PR0301CA0059.outlook.office365.com (2a01:111:e400:401e::27) with\n\tMicrosoft SMTP Server (version=TLS1_2,\n\tcipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384_P384) id 15.1.817.10 via\n\tFrontend Transport; Thu, 29 Dec 2016 05:15:06 +0000", "from az84smr01.freescale.net (192.88.158.2) by\n\tBL2FFO11FD011.mail.protection.outlook.com (10.173.161.17) with\n\tMicrosoft SMTP Server (version=TLS1_0,\n\tcipher=TLS_RSA_WITH_AES_256_CBC_SHA) id 15.1.789.10\n\tvia Frontend Transport; Thu, 29 Dec 2016 05:15:06 +0000", "from Tophie.ap.freescale.net ([10.232.14.87])\n\tby az84smr01.freescale.net (8.14.3/8.14.0) with ESMTP id\n\tuBT5DOHv010218; Wed, 28 Dec 2016 22:15:02 -0700" ], "Authentication-Results": "spf=fail (sender IP is 192.88.158.2)\n\tsmtp.mailfrom=nxp.com; nxp.com; dkim=none (message not signed)\n\theader.d=none; nxp.com; dmarc=fail action=none header.from=nxp.com;\n\tnxp.com; \n\tdkim=none (message not signed) header.d=none;", "Received-SPF": "Fail (protection.outlook.com: domain of nxp.com does not\n\tdesignate 192.88.158.2 as permitted sender)\n\treceiver=protection.outlook.com; \n\tclient-ip=192.88.158.2; helo=az84smr01.freescale.net;", "From": "Shreyansh Jain <shreyansh.jain@nxp.com>", "To": "<dev@dpdk.org>", "CC": "<thomas.monjalon@6wind.com>, <bruce.richardson@intel.com>,\n\t<john.mcnamara@intel.com>, <ferruh.yigit@intel.com>,\n\t<jerin.jacob@caviumnetworks.com>, Hemant Agrawal <hemant.agrawal@nxp.com>", "Date": "Thu, 29 Dec 2016 10:46:34 +0530", "Message-ID": "<1482988612-6638-16-git-send-email-shreyansh.jain@nxp.com>", "X-Mailer": "git-send-email 2.7.4", "In-Reply-To": "<1482988612-6638-1-git-send-email-shreyansh.jain@nxp.com>", "References": "<1482180853-18823-1-git-send-email-hemant.agrawal@nxp.com>\n\t<1482988612-6638-1-git-send-email-shreyansh.jain@nxp.com>", "X-EOPAttributedMessage": "0", "X-Matching-Connectors": "131274621066315109;\n\t(91ab9b29-cfa4-454e-5278-08d120cd25b8); ()", "X-Forefront-Antispam-Report": "CIP:192.88.158.2; IPV:NLI; CTRY:US; EFV:NLI;\n\tSFV:NSPM;\n\tSFS:(10009020)(6009001)(336005)(7916002)(39410400002)(39400400002)(39850400002)(39450400003)(39840400002)(39860400002)(39380400002)(2980300002)(1109001)(1110001)(339900001)(189002)(199003)(2351001)(86362001)(575784001)(69596002)(551934003)(8936002)(33646002)(8676002)(305945005)(47776003)(356003)(81156014)(81166006)(97736004)(2950100002)(106466001)(6666003)(105606002)(92566002)(4326007)(626004)(2906002)(110136003)(6916009)(50986999)(76176999)(5660300001)(50226002)(68736007)(189998001)(50466002)(5003940100001)(36756003)(48376002)(38730400001)(85426001)(77096006)(104016004)(8656002)(7059030);\n\tDIR:OUT; SFP:1101; SCL:1; SRVR:CY1PR0301MB0745;\n\tH:az84smr01.freescale.net; \n\tFPR:; SPF:Fail; PTR:InfoDomainNonexistent; MX:1; A:1; LANG:en; ", "X-Microsoft-Exchange-Diagnostics": [ "1; BL2FFO11FD011;\n\t1:+L6LCBduAnpLKUDf6uul4lAO3S+LtmOwrphi/L/+SCqwszkv0+/nhpJ3bEHrkaHRxUS5vNh//sRTNXr9ayIciEQ+kc8XRcQRKdRN8ig6BGTs/6fJRHtqkPPeK4HIIxLSAbOdyA6i5BQ0qVmLVqqMdLjxxJFyXZ4Qm1OGour3jEVEvaoRuy23yTvBC3Ht0ZzjMe/Q0brBWdDPqRlVwORSEQX0mHKmgslpHqIwfdTMwqQWJNQn6aTWS0k6K7uML/W6r7/OrXj1o3bLi9hGsDUS71seNCCWj4cIXF6Jc0lyZTKKiDhsJZjG5nSXKaQeZ2wgD9LZ6XmKoT/xPYrq2fYAKV/O+KSOrB8BYD7kOvn4qIpuJsmxsYcj8eqBKSPZVn/MDHeGDRKGqNXiEU+4bteTA/SclGxsYnHu4NThf2bPWcnB/A2CqAdO/9JlpLqcPN8XGmvNIJpn3xoSiKGIPxazAfQsH6O9/eshiW1v2I15C8TEKCBToqU/Bedv9cTMo34Fw1DZSx1+ctc+YK/cvFRky9OOm2+ZwaF/a6Y/a33dGBTgvd0ZDJvhkaWWAmPWAmpWkHCZK/n6VnI8EZczfpggipx0D1hMeesAITd0m/Y76fAJi3555t2c0vc6zdiDiKllmdhdYBGekaggJqNqxV/WVKVko5RawtivWD+Z5TsG9fguvhPZpnQ3YIGFsNKyBUltJ8X3jJWH+zyhVIz5BJCV/j64MHZFKFCxUESnO6B7mIlAbcV8yXwuzrvcycBBvP5cRM7V+6g5rCiFVpcqDrUnmg==", "1; CY1PR0301MB0745;\n\t3:m9/0KuniB0umHh5I7OFN/TKZ+HQlkbzUhQlKTNnu9iQTiRjlCgk39sOZLBQ9c6mMcGesnKaJ9oHLhg+IBMG/6/KHKCNXnb18YOkKa5Xamd+wfqRmSrZPPjouDQ3xFj3f9QLkv3UriCt9CLrOYVHF+sm6bZJe94Li9Bil6O4QoslKhpfSJW8wsZz7R/IAzzWU45ddb0wT5pEm9s2688wiZIu12NDqLtkpyUsBmbjKoNd95dcjfgGW2P1cGhjwShnl8ETBVppSIWrd2SyHk6XqbmTlFPeu26DZ4K17a0TiTDHotu5YvCVepUpzmni0lcANv+xDQW9bEvF1zuaPGCXOXOd65ARjFrAqjZkvncfUm74=", "1; CY1PR0301MB0745;\n\t25:PpFk7ODXKdihTPM4MF/rpbOpZFvhVlMfAGVFx6N5T317feTdjhCRf1e+DCfOFRedN5QGqhArnmbgWgeeZHKoNf/4MAxA/uy2o2BxO4PwafEz8qQg+K71tYjsgHegRt3s6nIfcjERb4FrdpHHss97g/LqKMfJgftGFWglUFQoLKPIhHbqhQQtIUbKhrrdyUsKEeTO5TH06TQQNdmUT2hBDETzL3yae2feJwkhHF+WOT3uG52TXehdDmtI7DhiKz3iuirOXV0zpFuMhFHxhETo0WcJtQrcPdhvEZu++wTM1edCMGz9TfN/RUiqpehU6QxJ3l9WVm+kBcXPiOlt5EAryjFp8kONGOHylpmZUaYo0bxxWjmkS0QeZFCBfX1DsWxFm3QVYRdAN6Pc2SyonwWrwua2vuJ31JYzvFoOsB0aqQ5z+kYp0lU6keA57nCcisSSI+9ZLKwE2B/bwmMtMDDn4b81qeuBPqGSp+WQiFKztgQ6YQvntkKAd1PhpH2RAfCihovUqhxcJNwc4TY27WWHtUVniN6ThU0PKav7+iR0wrs9J+WC0hjrzKfykzdltI+U0qgNZO+ELvY7Kme7KH3vICfSdX4ZDxUtuTBMOZaoHcfbshLM0r0RaJIJRiqXJ1sOth4CktFboVMthwNm/mz6HljXeVeRYOwX4g7NEsFGHByvQxzZgzsQ7OvKVCZcW1APXZbNPWhzHNb64mkrYP5pJm1Z8OojTyTMEcS19gAERU0496G9vlVjCL8KZYlqm4+kssK79XZO0e4QPtqE3w4M9g==", "1; CY1PR0301MB0745;\n\t31:ndUGN2IM8+tjQjiP5mzLYbtjK+xcZ8k4ZJYBarUyZ/EX7uutTPzF8J9i1Hgg6BXuVu+C715x9KfteHtvClxXqGPyAkk1NVcRbqupUIwc/as117zinon+KI01X4Zr3Wwt8QWfqPOKg5XntyPIxZf3QRQfZ3ODfp2GQJp+moDmd8udf0soP1lwA+LeDYKIufKgR36hGiOc2CaehUaG3lx2yPxHWOGS+OsEf5YX3w22EZesQciQUOnPiLJl+XtfK7lNcVAHsjh/TdNexnlNuQ3rpZu/ZFLpNE4o+AU+ETspEOo=", "1; CY1PR0301MB0745;\n\t4:vhJDu1/PsLU2jVKxQh9/IVLrorVSHvhmMDus7Rjj8Qa3MWc9aMIthXhq22Q+rA53yN+LmnKbWUXLJpWp2IcMreTzB4EIy1ICrcItS/yxgWGbYTEzuuVzF6uilN2pCHvcU3J6kHB+GSPKYz7ogYEHcdOOp7O2WxmbUFjwYEBBPW84hLcluMGWFiUGnZlE4Sb2oLq/XF0xQU8ZvGiHZNO4yW+gHy1pi0CnM7tBMWAE5UG5OYFO2ps0r8TV3UBcGkzndVrxVKbapiDkzah1FjfJVGx7s4EeVGXhZhha8RZc9C9FKU4Mb7GUmALuQrMhyIih0uOb1ipn1EuOYazBj9bhExDV/uac1McKQK+ziK0eA1lprl6AFylBo42Um+jpuueuMkoWyQ3dt31hVH1AG7fNqNmopynA5Q5FLx1xhQTuiEkifhJjv9dMYcO+IEvMmhm7iwtMtEW6LihYkJ091cmB1ldpaV5kzWFDeVp4ZYZnpfe/JnuLGpQC5viZVn9aNwZmt7+bK/tXBbO5jPTZXBjjqd8E+h1zvoKhREo006CZ8NzvGNWFmb+xz03fAnE3WdAd4LItdKPLeUM1BJcIoIuLo1e3w8Qi0YDsU9sAsBuirtBaQrt/mcYgTrvtP5YmOWxbxQc9Pj1z0sOyls+BFS+QydzgsPNijnzKycWmi9RCnBLH6UWcfuBRpZcST9MRTVu3T1m3Av2J9UKm9xEE1ZSjTHfZX6q/m4C+E6+d2YERyWmO2m7xN3eWdoQxFb6xEABCW7y+0hZulEtT1ObWDkNH+w==", "=?us-ascii?Q?1; CY1PR0301MB0745;\n\t23:+XdUqQFSXNJ0a0tY0/zPMNSobb8Al2MAr3Y2vEA?=\n\thrq+eyYGVMnAhrStTaHi76Pak//kEErq8mM/VcIJAVy6YNwB5XRaI5fZM6GDxBSsU68CpEv4PI4JOTXLlMFXfoIEOSYMebe7n42rx4foPZqHbdElv1lV2/0Ivlu6QY+i4KloGcOYZybqMeQgEoeEyRmUfjrGcM3aWDGQ7haXqggQrUpRGgTZ5+MO2kRQ8xXF9wmPqgi1+vdhIU7iT5VRtsCLZ4FZe14PgmnhYp8uCha8Ztl1JTQrVOXP6bdCy20d5oY6+NepOz39B2BHV+FeGDpBz5+MxjUbhZY/lbhAn9Az3i8k0ls7MNW/QL4mUZDMYXH0zNT5+QGsm4j1nOdZlD/Ku9S/AmW/OKTTeQOWDtOymRZmwi5s8G7QVAeg32OiR3VSwO34AL2asYhZUzN5VIWoNlz+XpHPdxQq8cuvaB5YdyZWy1Vz5oDBH0Cj5+N+J2YUoDg2qXTw3wOhmtupsk7v/wVKJyC4X8l63YM5ZNC5z14sQjoPos1XTRfRTL3wJDz3rj9XsZ5bRHTmDJeDyb6d/+xE//nNq5tYTrDvgIGsb5Yracn5w+cFcnF18M4uMBg0vfdpui48NztDO7RISH+XeO0fcLhXWezDO/SPYxTt3ONEBGCX2jtFVb21Y+WDLHSh9TKTtM1xIwng2TKsw1LsCQT2H0VWF2MQ8dFwO5JMykBlPEhL2Rb0matzKSuEzAUWi6BX1vJSPj1lKy8Jwwqc5nxvgwN261TNwNTAlGwPq3tuAcWZOAYMrTJY6D3OjeG4CJq03Qj307STZ8/ZVlCnOb//Pla0I3ElNgtlCLPbrg8gNX6bvOYMFSzotnsRf5n2VNAYHC1Z/K8YhI9M6JI50uwFLM4q00SJIeHJ5F2wFFztGuLxy4p76WlGUbc7yWHr5k2K5nGm4Oa9GbmP9F0qhqsk37r3+FgnzaVp43mQ+eN08ABOCAgEjBQqtQksrvtfdYfZTY4GCO0NEfci3R7hIiOFqAZI+tY/UOTtb2Vh4rtXqZKOiflIEmArg216ptmkI7Jm6EFLQbIZwOoyhFO5j3W6+8aeSCcDB4QLl8PgN/AXIpNvcUjVArnsigGQ1p/Grdz7bVCFbHnFPCCZ+U6FCc8LIHWLit4paeSO5SZZAH0rLIwgOlJ5jS2CInypQ1pPRyFw4GP2AExFz0GTuyJ6+plsG21WImKXFYQ1uN7/W5zZvn0wjnAr2f50jV7GtS4b+iffl8ANmhI8EJUfaeOSSk9aCnFItFoGwVDeEuuopj8g4Y1fqMTt1En/a3iZ3pYf1VH8OIMY+aN7IGoBUJlWdH0ol6PNiILDxZtukC1fBAg==", "1; CY1PR0301MB0745;\n\t6:l6EV/TAUpu4q7IfF4qiYxThss8qfxmbr9/4vDff/mGOQbizJOouzDbFibZRz7xe/09v5GJbcLJVsD+nmpOfp6nI0bba0gG6XGNtwA7bckbsc5rLUbZN7ibMUZ3WSO1w4qaxbUyI0kRiTim1V7+jMmFT585CoLrJPWlxRIeUCtpw1nEjmtxNX1mcXxzIDT2P4Sbh0nD8pNA9JckwWGOUx8Ew95QMO6p/KdOrLC8mDWkTfnGCcuSrECFZfe0rrr7YAEbawS3JNu2qmsIzY+1lbPehMqFaBX5aNwpAs50QXGPM0nz33iLB5b6bdqGh67EmHFBXJQcEL16RmYPS00swdTB/itWci2yp6UVkcvH4i1tBr77qKgfU2aI7Zt6MG5oyVeNwdUY39uCBva+Yhvr7c5+W7P49NAMB8C9NCvYIR9G+XfCFQaIGtTCOPLLZth0yh;\n\t5:7WpJ6LXJxQXsU/6wrzAz8b5DEJQ28o4jDX00C1Czqu10+fW0E8eoeUUh87xiXHp5zIY2214bsnKmWe3Pp4GZn+6ForiQyGheN93tO6K0KTdkQHn8AACrspD8pqi+KeE0DaUhPkywyk1Omoc84qfB/902mwJG50g7I5TGaCjOx6J5XeyP96sM6bTz2fx4TGa6;\n\t24:8eQ4p00sookir6sEPWfNk9cLl8NGgdbW5bBVpz7c1pMGAplIFj5XoEZHrBSk7YL3jzWIG7tOvXceHveKN3enwM9n8T8+zLuoIXn/t9YH+CM=", "1; CY1PR0301MB0745;\n\t7:VdkUiM5F/gzTc2Efp/GgVoVQAsj5/4JeX3z13qE7hnNslzHmkklxq+5ueirXpvhYEdXJQ2pREap/dU+E5y512E3mh8qh6RBib8w0Y1xD4gc/1xQOHonujPvlyKiCZdp6JI7uMU4R1M+swR5wGz1HNZTbyZtr8F0Y9SwAsNogzxErZu7nvOW8adF9whD/YXq96Es5ur2ZdFMyxt8laeK0XVKqWjRNfDWiLHHTzttuc6xDavfLXlxEg0yfcEO/FXFNPEJaPSihxpM7x0+Axmcbhygvqm1MsP8RevIJIyY24pV6pWSNIOu/dIE0SO0hsyA+8oFfuKZ0Q9/gZZmEkAyFsbdRo/5uzvxUf4pPxehB6ImfhnGi9/SciEv+H7VizgE4lFqXM8EZKQBpZgbsfzOI030rQuHOpEED0CPvlxDPLNVCEeXVM/qGDRtjZW4aHkzzlaJPaZbEJJ3fw6IQsUXuog==" ], "MIME-Version": "1.0", "Content-Type": "text/plain", "X-MS-Office365-Filtering-Correlation-Id": "90dba36e-bdc5-43b1-18fc-08d42fa9a710", "X-Microsoft-Antispam": "UriScan:; BCL:0; PCL:0; RULEID:(22001);\n\tSRVR:CY1PR0301MB0745; ", "X-Microsoft-Antispam-PRVS": "<CY1PR0301MB07455B9B9EBDF3971833839F906B0@CY1PR0301MB0745.namprd03.prod.outlook.com>", "X-Exchange-Antispam-Report-Test": "UriScan:(185117386973197)(275809806118684); ", "X-Exchange-Antispam-Report-CFA-Test": "BCL:0; PCL:0;\n\tRULEID:(6095060)(601004)(2401047)(13024025)(13023025)(13015025)(13017025)(13018025)(8121501046)(5005006)(3002001)(10201501046)(6055026)(6096035)(20161123561025)(20161123559025)(20161123556025)(20161123565025)(20161123563025);\n\tSRVR:CY1PR0301MB0745; BCL:0; PCL:0; RULEID:(400006);\n\tSRVR:CY1PR0301MB0745; ", "X-Forefront-PRVS": "01713B2841", "SpamDiagnosticOutput": "1:99", "SpamDiagnosticMetadata": "NSPM", "X-MS-Exchange-CrossTenant-OriginalArrivalTime": "29 Dec 2016 05:15:06.2727\n\t(UTC)", "X-MS-Exchange-CrossTenant-Id": "5afe0b00-7697-4969-b663-5eab37d5f47e", "X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp": "TenantId=5afe0b00-7697-4969-b663-5eab37d5f47e;\n\tIp=[192.88.158.2]; \n\tHelo=[az84smr01.freescale.net]", "X-MS-Exchange-CrossTenant-FromEntityHeader": "HybridOnPrem", "X-MS-Exchange-Transport-CrossTenantHeadersStamped": "CY1PR0301MB0745", "Subject": "[dpdk-dev] [PATCH v3 15/33] drivers/common/dpaa2: dpio portal driver", "X-BeenThere": "dev@dpdk.org", "X-Mailman-Version": "2.1.15", "Precedence": "list", "List-Id": "DPDK patches and discussions <dev.dpdk.org>", "List-Unsubscribe": "<http://dpdk.org/ml/options/dev>,\n\t<mailto:dev-request@dpdk.org?subject=unsubscribe>", "List-Archive": "<http://dpdk.org/ml/archives/dev/>", "List-Post": "<mailto:dev@dpdk.org>", "List-Help": "<mailto:dev-request@dpdk.org?subject=help>", "List-Subscribe": "<http://dpdk.org/ml/listinfo/dev>,\n\t<mailto:dev-request@dpdk.org?subject=subscribe>", "Errors-To": "dev-bounces@dpdk.org", "Sender": "\"dev\" <dev-bounces@dpdk.org>" }, "content": "From: Hemant Agrawal <hemant.agrawal@nxp.com>\n\nThe portal driver is bound to DPIO objects discovered on the fsl-mc bus and\nprovides services that:\n- allow other drivers, such as the Ethernet driver, to enqueue and dequeue\n frames for their respective objects\n\nA system will typically allocate 1 DPIO object per CPU to allow queuing\noperations to happen simultaneously across all CPUs.\n\nSigned-off-by: Hemant Agrawal <hemant.agrawal@nxp.com>\n---\n drivers/bus/fslmc/Makefile | 3 +\n drivers/bus/fslmc/fslmc_vfio.c | 17 +-\n drivers/bus/fslmc/fslmc_vfio.h | 5 +\n drivers/bus/fslmc/portal/dpaa2_hw_dpio.c | 364 +++++++++++++++++++++++++\n drivers/bus/fslmc/portal/dpaa2_hw_dpio.h | 60 ++++\n drivers/bus/fslmc/portal/dpaa2_hw_pvt.h | 68 +++++\n drivers/bus/fslmc/rte_pmd_fslmcbus_version.map | 2 +\n drivers/common/Makefile | 4 +\n 8 files changed, 522 insertions(+), 1 deletion(-)\n create mode 100644 drivers/bus/fslmc/portal/dpaa2_hw_dpio.c\n create mode 100644 drivers/bus/fslmc/portal/dpaa2_hw_dpio.h\n create mode 100644 drivers/bus/fslmc/portal/dpaa2_hw_pvt.h", "diff": "diff --git a/drivers/bus/fslmc/Makefile b/drivers/bus/fslmc/Makefile\nindex b74c333..1b815dd 100644\n--- a/drivers/bus/fslmc/Makefile\n+++ b/drivers/bus/fslmc/Makefile\n@@ -46,6 +46,7 @@ CFLAGS += \"-Wno-strict-aliasing\"\n \n CFLAGS += -I$(RTE_SDK)/drivers/bus/fslmc\n CFLAGS += -I$(RTE_SDK)/drivers/bus/fslmc/mc\n+CFLAGS += -I$(RTE_SDK)/drivers/common/dpaa2/qbman/include\n CFLAGS += -I$(RTE_SDK)/lib/librte_eal/linuxapp/eal\n \n # versioning export map\n@@ -61,10 +62,12 @@ SRCS-$(CONFIG_RTE_LIBRTE_FSLMC_BUS) += \\\n mc/dpio.c \\\n mc/mc_sys.c\n \n+SRCS-$(CONFIG_RTE_LIBRTE_FSLMC_BUS) += portal/dpaa2_hw_dpio.c\n SRCS-$(CONFIG_RTE_LIBRTE_FSLMC_BUS) += fslmc_vfio.c\n SRCS-$(CONFIG_RTE_LIBRTE_FSLMC_BUS) += fslmc_bus.c\n \n # library dependencies\n DEPDIRS-$(CONFIG_RTE_LIBRTE_FSLMC_BUS) += lib/librte_eal\n+DEPDIRS-$(CONFIG_RTE_LIBRTE_FSLMC_BUS) += lib/librte_pmd_dpaa2_qbman\n \n include $(RTE_SDK)/mk/rte.lib.mk\ndiff --git a/drivers/bus/fslmc/fslmc_vfio.c b/drivers/bus/fslmc/fslmc_vfio.c\nindex b133b55..ed0a8b9 100644\n--- a/drivers/bus/fslmc/fslmc_vfio.c\n+++ b/drivers/bus/fslmc/fslmc_vfio.c\n@@ -61,6 +61,9 @@\n #include \"rte_fslmc.h\"\n #include \"fslmc_vfio.h\"\n \n+#include \"portal/dpaa2_hw_pvt.h\"\n+#include \"portal/dpaa2_hw_dpio.h\"\n+\n #define VFIO_MAX_CONTAINERS\t1\n \n #define FSLMC_VFIO_LOG(level, fmt, args...) \\\n@@ -259,12 +262,13 @@ int fslmc_vfio_process_group(struct rte_bus *bus)\n \tstruct fslmc_vfio_device *vdev;\n \tstruct vfio_device_info device_info = { .argsz = sizeof(device_info) };\n \tchar *temp_obj, *object_type, *mcp_obj, *dev_name;\n-\tint32_t object_id, i, dev_fd;\n+\tint32_t object_id, i, dev_fd, ret;\n \tDIR *d;\n \tstruct dirent *dir;\n \tchar path[PATH_MAX];\n \tint64_t v_addr;\n \tint ndev_count;\n+\tint dpio_count = 0;\n \tstruct fslmc_vfio_group *group = &vfio_groups[0];\n \tstatic int process_once;\n \n@@ -407,9 +411,20 @@ int fslmc_vfio_process_group(struct rte_bus *bus)\n \n \t\t\tfslmc_bus_add_device(bus, dev);\n \t\t}\n+\t\tif (!strcmp(object_type, \"dpio\")) {\n+\t\t\tret = dpaa2_create_dpio_device(vdev,\n+\t\t\t\t\t\t &device_info,\n+\t\t\t\t\t\t object_id);\n+\t\t\tif (!ret)\n+\t\t\t\tdpio_count++;\n+\t\t}\n \t}\n \tclosedir(d);\n \n+\tret = dpaa2_affine_qbman_swp();\n+\tif (ret)\n+\t\tFSLMC_VFIO_LOG(DEBUG, \"Error in affining qbman swp %d\", ret);\n+\n \treturn 0;\n \n FAILURE:\ndiff --git a/drivers/bus/fslmc/fslmc_vfio.h b/drivers/bus/fslmc/fslmc_vfio.h\nindex c5a42fe..e89d980 100644\n--- a/drivers/bus/fslmc/fslmc_vfio.h\n+++ b/drivers/bus/fslmc/fslmc_vfio.h\n@@ -71,4 +71,9 @@ int vfio_dmamap_mem_region(\n int fslmc_vfio_setup_group(void);\n int fslmc_vfio_process_group(struct rte_bus *bus);\n \n+/* create dpio device */\n+int dpaa2_create_dpio_device(struct fslmc_vfio_device *vdev,\n+\t\t\t struct vfio_device_info *obj_info,\n+\t\t\t int object_id);\n+\n #endif /* _FSLMC_VFIO_H_ */\ndiff --git a/drivers/bus/fslmc/portal/dpaa2_hw_dpio.c b/drivers/bus/fslmc/portal/dpaa2_hw_dpio.c\nnew file mode 100644\nindex 0000000..011bd9f\n--- /dev/null\n+++ b/drivers/bus/fslmc/portal/dpaa2_hw_dpio.c\n@@ -0,0 +1,364 @@\n+/*-\n+ * BSD LICENSE\n+ *\n+ * Copyright (c) 2016 Freescale Semiconductor, Inc. All rights reserved.\n+ * Copyright (c) 2016 NXP. All rights reserved.\n+ *\n+ * Redistribution and use in source and binary forms, with or without\n+ * modification, are permitted provided that the following conditions\n+ * are met:\n+ *\n+ * * Redistributions of source code must retain the above copyright\n+ * notice, this list of conditions and the following disclaimer.\n+ * * Redistributions in binary form must reproduce the above copyright\n+ * notice, this list of conditions and the following disclaimer in\n+ * the documentation and/or other materials provided with the\n+ * distribution.\n+ * * Neither the name of Freescale Semiconductor, Inc nor the names of its\n+ * contributors may be used to endorse or promote products derived\n+ * from this software without specific prior written permission.\n+ *\n+ * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS\n+ * \"AS IS\" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT\n+ * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR\n+ * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT\n+ * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,\n+ * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT\n+ * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,\n+ * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY\n+ * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT\n+ * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE\n+ * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.\n+ */\n+#include <unistd.h>\n+#include <stdio.h>\n+#include <string.h>\n+#include <stdlib.h>\n+#include <fcntl.h>\n+#include <errno.h>\n+#include <stdarg.h>\n+#include <inttypes.h>\n+#include <signal.h>\n+#include <pthread.h>\n+#include <sys/types.h>\n+#include <sys/queue.h>\n+#include <sys/ioctl.h>\n+#include <sys/stat.h>\n+#include <sys/mman.h>\n+#include <sys/syscall.h>\n+\n+#include <rte_mbuf.h>\n+#include <rte_ethdev.h>\n+#include <rte_malloc.h>\n+#include <rte_memcpy.h>\n+#include <rte_string_fns.h>\n+#include <rte_cycles.h>\n+#include <rte_kvargs.h>\n+#include <rte_dev.h>\n+#include <rte_ethdev.h>\n+\n+#include <fslmc_logs.h>\n+#include <fslmc_vfio.h>\n+#include \"dpaa2_hw_pvt.h\"\n+#include \"dpaa2_hw_dpio.h\"\n+\n+#define NUM_HOST_CPUS RTE_MAX_LCORE\n+\n+struct dpaa2_io_portal_t dpaa2_io_portal[RTE_MAX_LCORE];\n+RTE_DEFINE_PER_LCORE(struct dpaa2_io_portal_t, _dpaa2_io);\n+\n+TAILQ_HEAD(dpio_device_list, dpaa2_dpio_dev);\n+static struct dpio_device_list *dpio_dev_list; /*!< DPIO device list */\n+static uint32_t io_space_count;\n+\n+/*Stashing Macros default for LS208x*/\n+static int dpaa2_core_cluster_base = 0x04;\n+static int dpaa2_cluster_sz = 2;\n+\n+/* For LS208X platform There are four clusters with following mapping:\n+ * Cluster 1 (ID = x04) : CPU0, CPU1;\n+ * Cluster 2 (ID = x05) : CPU2, CPU3;\n+ * Cluster 3 (ID = x06) : CPU4, CPU5;\n+ * Cluster 4 (ID = x07) : CPU6, CPU7;\n+ */\n+/* For LS108X platform There are two clusters with following mapping:\n+ * Cluster 1 (ID = x02) : CPU0, CPU1, CPU2, CPU3;\n+ * Cluster 2 (ID = x03) : CPU4, CPU5, CPU6, CPU7;\n+ */\n+\n+/* Set the STASH Destination depending on Current CPU ID.\n+ * e.g. Valid values of SDEST are 4,5,6,7. Where,\n+ * CPU 0-1 will have SDEST 4\n+ * CPU 2-3 will have SDEST 5.....and so on.\n+ */\n+static int\n+dpaa2_core_cluster_sdest(int cpu_id)\n+{\n+\tint x = cpu_id / dpaa2_cluster_sz;\n+\n+\tif (x > 3)\n+\t\tx = 3;\n+\n+\treturn dpaa2_core_cluster_base + x;\n+}\n+\n+static int\n+configure_dpio_qbman_swp(struct dpaa2_dpio_dev *dpio_dev)\n+{\n+\tstruct qbman_swp_desc p_des;\n+\tstruct dpio_attr attr;\n+\n+\tdpio_dev->dpio = malloc(sizeof(struct fsl_mc_io));\n+\tif (!dpio_dev->dpio) {\n+\t\tPMD_INIT_LOG(ERR, \"Memory allocation failure\\n\");\n+\t\treturn -1;\n+\t}\n+\n+\tPMD_DRV_LOG(DEBUG, \"\\t Allocated DPIO Portal[%p]\", dpio_dev->dpio);\n+\tdpio_dev->dpio->regs = dpio_dev->mc_portal;\n+\tif (dpio_open(dpio_dev->dpio, CMD_PRI_LOW, dpio_dev->hw_id,\n+\t\t &dpio_dev->token)) {\n+\t\tPMD_INIT_LOG(ERR, \"Failed to allocate IO space\\n\");\n+\t\tfree(dpio_dev->dpio);\n+\t\treturn -1;\n+\t}\n+\n+\tif (dpio_reset(dpio_dev->dpio, CMD_PRI_LOW, dpio_dev->token)) {\n+\t\tPMD_INIT_LOG(ERR, \"Failed to reset dpio\\n\");\n+\t\tdpio_close(dpio_dev->dpio, CMD_PRI_LOW, dpio_dev->token);\n+\t\tfree(dpio_dev->dpio);\n+\t\treturn -1;\n+\t}\n+\n+\tif (dpio_enable(dpio_dev->dpio, CMD_PRI_LOW, dpio_dev->token)) {\n+\t\tPMD_INIT_LOG(ERR, \"Failed to Enable dpio\\n\");\n+\t\tdpio_close(dpio_dev->dpio, CMD_PRI_LOW, dpio_dev->token);\n+\t\tfree(dpio_dev->dpio);\n+\t\treturn -1;\n+\t}\n+\n+\tif (dpio_get_attributes(dpio_dev->dpio, CMD_PRI_LOW,\n+\t\t\t\tdpio_dev->token, &attr)) {\n+\t\tPMD_INIT_LOG(ERR, \"DPIO Get attribute failed\\n\");\n+\t\tdpio_disable(dpio_dev->dpio, CMD_PRI_LOW, dpio_dev->token);\n+\t\tdpio_close(dpio_dev->dpio, CMD_PRI_LOW, dpio_dev->token);\n+\t\tfree(dpio_dev->dpio);\n+\t\treturn -1;\n+\t}\n+\n+\tPMD_INIT_LOG(DEBUG, \"Qbman Portal ID %d\", attr.qbman_portal_id);\n+\tPMD_INIT_LOG(DEBUG, \"Portal CE adr 0x%lX\", attr.qbman_portal_ce_offset);\n+\tPMD_INIT_LOG(DEBUG, \"Portal CI adr 0x%lX\", attr.qbman_portal_ci_offset);\n+\n+\t/* Configure & setup SW portal */\n+\tp_des.block = NULL;\n+\tp_des.idx = attr.qbman_portal_id;\n+\tp_des.cena_bar = (void *)(dpio_dev->qbman_portal_ce_paddr);\n+\tp_des.cinh_bar = (void *)(dpio_dev->qbman_portal_ci_paddr);\n+\tp_des.irq = -1;\n+\tp_des.qman_version = attr.qbman_version;\n+\n+\tdpio_dev->sw_portal = qbman_swp_init(&p_des);\n+\tif (dpio_dev->sw_portal == NULL) {\n+\t\tPMD_DRV_LOG(ERR, \" QBMan SW Portal Init failed\\n\");\n+\t\tdpio_close(dpio_dev->dpio, CMD_PRI_LOW, dpio_dev->token);\n+\t\tfree(dpio_dev->dpio);\n+\t\treturn -1;\n+\t}\n+\n+\tPMD_INIT_LOG(DEBUG, \"QBMan SW Portal 0x%p\\n\", dpio_dev->sw_portal);\n+\n+\treturn 0;\n+}\n+\n+static int\n+dpaa2_configure_stashing(struct dpaa2_dpio_dev *dpio_dev)\n+{\n+\tint sdest;\n+\tint cpu_id, ret;\n+\n+\t/* Set the Stashing Destination */\n+\tcpu_id = rte_lcore_id();\n+\tif (cpu_id < 0) {\n+\t\tcpu_id = rte_get_master_lcore();\n+\t\tif (cpu_id < 0) {\n+\t\t\tRTE_LOG(ERR, PMD, \"\\tGetting CPU Index failed\\n\");\n+\t\t\treturn -1;\n+\t\t}\n+\t}\n+\t/* Set the STASH Destination depending on Current CPU ID.\n+\t * Valid values of SDEST are 4,5,6,7. Where,\n+\t * CPU 0-1 will have SDEST 4\n+\t * CPU 2-3 will have SDEST 5.....and so on.\n+\t */\n+\n+\tsdest = dpaa2_core_cluster_sdest(cpu_id);\n+\tPMD_DRV_LOG(DEBUG, \"Portal= %d CPU= %u SDEST= %d\",\n+\t\t dpio_dev->index, cpu_id, sdest);\n+\n+\tret = dpio_set_stashing_destination(dpio_dev->dpio, CMD_PRI_LOW,\n+\t\t\t\t\t dpio_dev->token, sdest);\n+\tif (ret) {\n+\t\tPMD_DRV_LOG(ERR, \"%d ERROR in SDEST\\n\", ret);\n+\t\treturn -1;\n+\t}\n+\n+\treturn 0;\n+}\n+\n+static inline struct dpaa2_dpio_dev *dpaa2_get_qbman_swp(void)\n+{\n+\tstruct dpaa2_dpio_dev *dpio_dev = NULL;\n+\tint ret;\n+\n+\t/* Get DPIO dev handle from list using index */\n+\tTAILQ_FOREACH(dpio_dev, dpio_dev_list, next) {\n+\t\tif (dpio_dev && rte_atomic16_test_and_set(&dpio_dev->ref_count))\n+\t\t\tbreak;\n+\t}\n+\tif (!dpio_dev)\n+\t\treturn NULL;\n+\n+\tPMD_DRV_LOG(DEBUG, \"New Portal=0x%x (%d) affined thread - %lu\",\n+\t\t dpio_dev, dpio_dev->index, syscall(SYS_gettid));\n+\n+\tret = dpaa2_configure_stashing(dpio_dev);\n+\tif (ret)\n+\t\tPMD_DRV_LOG(ERR, \"dpaa2_configure_stashing failed\");\n+\n+\treturn dpio_dev;\n+}\n+\n+int\n+dpaa2_affine_qbman_swp(void)\n+{\n+\tunsigned int lcore_id = rte_lcore_id();\n+\tuint64_t tid = syscall(SYS_gettid);\n+\n+\tif (lcore_id == LCORE_ID_ANY)\n+\t\tlcore_id = rte_get_master_lcore();\n+\t/* if the core id is not supported */\n+\telse if (lcore_id >= RTE_MAX_LCORE)\n+\t\treturn -1;\n+\n+\tif (dpaa2_io_portal[lcore_id].dpio_dev) {\n+\t\tPMD_DRV_LOG(INFO, \"DPAA Portal=0x%x (%d) is being shared\"\n+\t\t\t \" between thread %lu and current %lu\",\n+\t\t\t dpaa2_io_portal[lcore_id].dpio_dev,\n+\t\t\t dpaa2_io_portal[lcore_id].dpio_dev->index,\n+\t\t\t dpaa2_io_portal[lcore_id].net_tid,\n+\t\t\t tid);\n+\t\tRTE_PER_LCORE(_dpaa2_io).dpio_dev\n+\t\t\t= dpaa2_io_portal[lcore_id].dpio_dev;\n+\t\trte_atomic16_inc(&dpaa2_io_portal\n+\t\t\t\t [lcore_id].dpio_dev->ref_count);\n+\t\tdpaa2_io_portal[lcore_id].net_tid = tid;\n+\n+\t\tPMD_DRV_LOG(DEBUG, \"Old Portal=0x%x (%d) affined thread - %lu\",\n+\t\t\t dpaa2_io_portal[lcore_id].dpio_dev,\n+\t\t\t dpaa2_io_portal[lcore_id].dpio_dev->index,\n+\t\t\t tid);\n+\t\treturn 0;\n+\t}\n+\n+\t/* Populate the dpaa2_io_portal structure */\n+\tdpaa2_io_portal[lcore_id].dpio_dev = dpaa2_get_qbman_swp();\n+\n+\tif (dpaa2_io_portal[lcore_id].dpio_dev) {\n+\t\tRTE_PER_LCORE(_dpaa2_io).dpio_dev\n+\t\t\t= dpaa2_io_portal[lcore_id].dpio_dev;\n+\t\tdpaa2_io_portal[lcore_id].net_tid = tid;\n+\n+\t\treturn 0;\n+\t} else {\n+\t\treturn -1;\n+\t}\n+}\n+\n+int\n+dpaa2_create_dpio_device(struct fslmc_vfio_device *vdev,\n+\t\t\t struct vfio_device_info *obj_info,\n+\t\tint object_id)\n+{\n+\tstruct dpaa2_dpio_dev *dpio_dev;\n+\tstruct vfio_region_info reg_info = { .argsz = sizeof(reg_info)};\n+\n+\tif (obj_info->num_regions < NUM_DPIO_REGIONS) {\n+\t\tPMD_INIT_LOG(ERR, \"ERROR, Not sufficient number \"\n+\t\t\t\t\"of DPIO regions.\\n\");\n+\t\treturn -1;\n+\t}\n+\n+\tif (!dpio_dev_list) {\n+\t\tdpio_dev_list = malloc(sizeof(struct dpio_device_list));\n+\t\tif (!dpio_dev_list) {\n+\t\t\tPMD_INIT_LOG(ERR, \"Memory alloc failed in DPIO list\\n\");\n+\t\t\treturn -1;\n+\t\t}\n+\n+\t\t/* Initialize the DPIO List */\n+\t\tTAILQ_INIT(dpio_dev_list);\n+\t}\n+\n+\tdpio_dev = malloc(sizeof(struct dpaa2_dpio_dev));\n+\tif (!dpio_dev) {\n+\t\tPMD_INIT_LOG(ERR, \"Memory allocation failed for DPIO Device\\n\");\n+\t\treturn -1;\n+\t}\n+\n+\tPMD_DRV_LOG(INFO, \"\\t Aloocated DPIO [%p]\", dpio_dev);\n+\tdpio_dev->dpio = NULL;\n+\tdpio_dev->hw_id = object_id;\n+\tdpio_dev->vfio_fd = vdev->fd;\n+\trte_atomic16_init(&dpio_dev->ref_count);\n+\t/* Using single portal for all devices */\n+\tdpio_dev->mc_portal = mcp_ptr_list[MC_PORTAL_INDEX];\n+\n+\treg_info.index = 0;\n+\tif (ioctl(dpio_dev->vfio_fd, VFIO_DEVICE_GET_REGION_INFO, ®_info)) {\n+\t\tPMD_INIT_LOG(ERR, \"vfio: error getting region info\\n\");\n+\t\treturn -1;\n+\t}\n+\n+\tPMD_DRV_LOG(DEBUG, \"\\t Region Offset = %llx\", reg_info.offset);\n+\tPMD_DRV_LOG(DEBUG, \"\\t Region Size = %llx\", reg_info.size);\n+\tdpio_dev->ce_size = reg_info.size;\n+\tdpio_dev->qbman_portal_ce_paddr = (uint64_t)mmap(NULL, reg_info.size,\n+\t\t\t\tPROT_WRITE | PROT_READ, MAP_SHARED,\n+\t\t\t\tdpio_dev->vfio_fd, reg_info.offset);\n+\n+\t/* Create Mapping for QBMan Cache Enabled area. This is a fix for\n+\t * SMMU fault for DQRR statshing transaction.\n+\t */\n+\tif (vfio_dmamap_mem_region(dpio_dev->qbman_portal_ce_paddr,\n+\t\t\t\t reg_info.offset, reg_info.size)) {\n+\t\tPMD_INIT_LOG(ERR, \"DMAMAP for Portal CE area failed.\\n\");\n+\t\treturn -1;\n+\t}\n+\n+\treg_info.index = 1;\n+\tif (ioctl(dpio_dev->vfio_fd, VFIO_DEVICE_GET_REGION_INFO, ®_info)) {\n+\t\tPMD_INIT_LOG(ERR, \"vfio: error getting region info\\n\");\n+\t\treturn -1;\n+\t}\n+\n+\tPMD_DRV_LOG(DEBUG, \"\\t Region Offset = %llx\", reg_info.offset);\n+\tPMD_DRV_LOG(DEBUG, \"\\t Region Size = %llx\", reg_info.size);\n+\tdpio_dev->ci_size = reg_info.size;\n+\tdpio_dev->qbman_portal_ci_paddr = (uint64_t)mmap(NULL, reg_info.size,\n+\t\t\t\tPROT_WRITE | PROT_READ, MAP_SHARED,\n+\t\t\t\tdpio_dev->vfio_fd, reg_info.offset);\n+\n+\tif (configure_dpio_qbman_swp(dpio_dev)) {\n+\t\tPMD_INIT_LOG(ERR,\n+\t\t\t \"Fail to configure the dpio qbman portal for %d\\n\",\n+\t\t\t dpio_dev->hw_id);\n+\t\treturn -1;\n+\t}\n+\n+\tio_space_count++;\n+\tdpio_dev->index = io_space_count;\n+\tTAILQ_INSERT_HEAD(dpio_dev_list, dpio_dev, next);\n+\n+\treturn 0;\n+}\ndiff --git a/drivers/bus/fslmc/portal/dpaa2_hw_dpio.h b/drivers/bus/fslmc/portal/dpaa2_hw_dpio.h\nnew file mode 100644\nindex 0000000..682f3fa\n--- /dev/null\n+++ b/drivers/bus/fslmc/portal/dpaa2_hw_dpio.h\n@@ -0,0 +1,60 @@\n+/*-\n+ * BSD LICENSE\n+ *\n+ * Copyright (c) 2016 Freescale Semiconductor, Inc. All rights reserved.\n+ * Copyright (c) 2016 NXP. All rights reserved.\n+ *\n+ * Redistribution and use in source and binary forms, with or without\n+ * modification, are permitted provided that the following conditions\n+ * are met:\n+ *\n+ * * Redistributions of source code must retain the above copyright\n+ * notice, this list of conditions and the following disclaimer.\n+ * * Redistributions in binary form must reproduce the above copyright\n+ * notice, this list of conditions and the following disclaimer in\n+ * the documentation and/or other materials provided with the\n+ * distribution.\n+ * * Neither the name of Freescale Semiconductor, Inc nor the names of its\n+ * contributors may be used to endorse or promote products derived\n+ * from this software without specific prior written permission.\n+ *\n+ * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS\n+ * \"AS IS\" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT\n+ * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR\n+ * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT\n+ * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,\n+ * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT\n+ * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,\n+ * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY\n+ * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT\n+ * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE\n+ * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.\n+ */\n+\n+#ifndef _DPAA2_HW_DPIO_H_\n+#define _DPAA2_HW_DPIO_H_\n+\n+#include <mc/fsl_dpio.h>\n+#include <mc/fsl_mc_sys.h>\n+\n+struct dpaa2_io_portal_t {\n+\tstruct dpaa2_dpio_dev *dpio_dev;\n+\tstruct dpaa2_dpio_dev *sec_dpio_dev;\n+\tuint64_t net_tid;\n+\tuint64_t sec_tid;\n+};\n+\n+/*! Global per thread DPIO portal */\n+RTE_DECLARE_PER_LCORE(struct dpaa2_io_portal_t, _dpaa2_io);\n+\n+#define DPAA2_PER_LCORE_DPIO RTE_PER_LCORE(_dpaa2_io).dpio_dev\n+#define DPAA2_PER_LCORE_PORTAL DPAA2_PER_LCORE_DPIO->sw_portal\n+\n+#define DPAA2_PER_LCORE_SEC_DPIO RTE_PER_LCORE(_dpaa2_io).sec_dpio_dev\n+#define DPAA2_PER_LCORE_SEC_PORTAL DPAA2_PER_LCORE_SEC_DPIO->sw_portal\n+\n+/* Affine a DPIO portal to current processing thread */\n+int dpaa2_affine_qbman_swp(void);\n+\n+\n+#endif /* _DPAA2_HW_DPIO_H_ */\ndiff --git a/drivers/bus/fslmc/portal/dpaa2_hw_pvt.h b/drivers/bus/fslmc/portal/dpaa2_hw_pvt.h\nnew file mode 100644\nindex 0000000..ef3eb71\n--- /dev/null\n+++ b/drivers/bus/fslmc/portal/dpaa2_hw_pvt.h\n@@ -0,0 +1,68 @@\n+/*-\n+ * BSD LICENSE\n+ *\n+ * Copyright (c) 2016 Freescale Semiconductor, Inc. All rights reserved.\n+ * Copyright (c) 2016 NXP. All rights reserved.\n+ *\n+ * Redistribution and use in source and binary forms, with or without\n+ * modification, are permitted provided that the following conditions\n+ * are met:\n+ *\n+ * * Redistributions of source code must retain the above copyright\n+ * notice, this list of conditions and the following disclaimer.\n+ * * Redistributions in binary form must reproduce the above copyright\n+ * notice, this list of conditions and the following disclaimer in\n+ * the documentation and/or other materials provided with the\n+ * distribution.\n+ * * Neither the name of Freescale Semiconductor, Inc nor the names of its\n+ * contributors may be used to endorse or promote products derived\n+ * from this software without specific prior written permission.\n+ *\n+ * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS\n+ * \"AS IS\" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT\n+ * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR\n+ * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT\n+ * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,\n+ * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT\n+ * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,\n+ * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY\n+ * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT\n+ * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE\n+ * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.\n+ */\n+\n+#ifndef _DPAA2_HW_PVT_H_\n+#define _DPAA2_HW_PVT_H_\n+\n+#include <mc/fsl_mc_sys.h>\n+#include <fsl_qbman_portal.h>\n+\n+\n+#define MC_PORTAL_INDEX\t\t0\n+#define NUM_DPIO_REGIONS\t2\n+\n+struct dpaa2_dpio_dev {\n+\tTAILQ_ENTRY(dpaa2_dpio_dev) next;\n+\t\t/**< Pointer to Next device instance */\n+\tuint16_t index; /**< Index of a instance in the list */\n+\trte_atomic16_t ref_count;\n+\t\t/**< How many thread contexts are sharing this.*/\n+\tstruct fsl_mc_io *dpio; /** handle to DPIO portal object */\n+\tuint16_t token;\n+\tstruct qbman_swp *sw_portal; /** SW portal object */\n+\tconst struct qbman_result *dqrr[4];\n+\t\t/**< DQRR Entry for this SW portal */\n+\tvoid *mc_portal; /**< MC Portal for configuring this device */\n+\tuintptr_t qbman_portal_ce_paddr;\n+\t\t/**< Physical address of Cache Enabled Area */\n+\tuintptr_t ce_size; /**< Size of the CE region */\n+\tuintptr_t qbman_portal_ci_paddr;\n+\t\t/**< Physical address of Cache Inhibit Area */\n+\tuintptr_t ci_size; /**< Size of the CI region */\n+\tint32_t\tvfio_fd; /**< File descriptor received via VFIO */\n+\tint32_t hw_id; /**< An unique ID of this DPIO device instance */\n+};\n+\n+/*! Global MCP list */\n+extern void *(*mcp_ptr_list);\n+#endif\ndiff --git a/drivers/bus/fslmc/rte_pmd_fslmcbus_version.map b/drivers/bus/fslmc/rte_pmd_fslmcbus_version.map\nindex 411200c..4236377 100644\n--- a/drivers/bus/fslmc/rte_pmd_fslmcbus_version.map\n+++ b/drivers/bus/fslmc/rte_pmd_fslmcbus_version.map\n@@ -1,6 +1,7 @@\n DPDK_17.02 {\n \tglobal:\n \n+ dpaa2_affine_qbman_swp;\n dpbp_disable;\n dpbp_enable;\n dpbp_get_attributes;\n@@ -46,6 +47,7 @@ DPDK_17.02 {\n dpseci_reset;\n dpseci_set_rx_queue;\n mcp_ptr_list;\n+ per_lcore__dpaa2_io;\n rte_fslmc_driver_register;\n rte_fslmc_driver_unregister;\n vfio_dmamap_mem_region;\ndiff --git a/drivers/common/Makefile b/drivers/common/Makefile\nindex 76ec2d1..434280f 100644\n--- a/drivers/common/Makefile\n+++ b/drivers/common/Makefile\n@@ -33,6 +33,10 @@ include $(RTE_SDK)/mk/rte.vars.mk\n \n CONFIG_RTE_LIBRTE_DPAA2_COMMON = $(CONFIG_RTE_LIBRTE_DPAA2_PMD)\n \n+ifneq ($(CONFIG_RTE_LIBRTE_DPAA2_COMMON),y)\n+CONFIG_RTE_LIBRTE_DPAA2_COMMON = $(CONFIG_RTE_LIBRTE_FSLMC_BUS)\n+endif\n+\n DIRS-$(CONFIG_RTE_LIBRTE_DPAA2_COMMON) += dpaa2\n \n include $(RTE_SDK)/mk/rte.subdir.mk\n", "prefixes": [ "dpdk-dev", "v3", "15/33" ] }