get:
Show a patch.

patch:
Update a patch.

put:
Update a patch.

GET /api/patches/124302/?format=api
HTTP 200 OK
Allow: GET, PUT, PATCH, HEAD, OPTIONS
Content-Type: application/json
Vary: Accept

{
    "id": 124302,
    "url": "https://patches.dpdk.org/api/patches/124302/?format=api",
    "web_url": "https://patches.dpdk.org/project/dpdk/patch/20230221172904.11813-1-cburdick@nvidia.com/",
    "project": {
        "id": 1,
        "url": "https://patches.dpdk.org/api/projects/1/?format=api",
        "name": "DPDK",
        "link_name": "dpdk",
        "list_id": "dev.dpdk.org",
        "list_email": "dev@dpdk.org",
        "web_url": "http://core.dpdk.org",
        "scm_url": "git://dpdk.org/dpdk",
        "webscm_url": "http://git.dpdk.org/dpdk",
        "list_archive_url": "https://inbox.dpdk.org/dev",
        "list_archive_url_format": "https://inbox.dpdk.org/dev/{}",
        "commit_url_format": ""
    },
    "msgid": "<20230221172904.11813-1-cburdick@nvidia.com>",
    "list_archive_url": "https://inbox.dpdk.org/dev/20230221172904.11813-1-cburdick@nvidia.com",
    "date": "2023-02-21T17:29:04",
    "name": "config: added support for NVIDIA ARM implementer ID",
    "commit_ref": null,
    "pull_url": null,
    "state": "new",
    "archived": false,
    "hash": "651d521aa2afe31c8a0d582dbb29b5b8dcccc45a",
    "submitter": {
        "id": 2674,
        "url": "https://patches.dpdk.org/api/people/2674/?format=api",
        "name": "Cliff Burdick",
        "email": "cburdick@nvidia.com"
    },
    "delegate": {
        "id": 1,
        "url": "https://patches.dpdk.org/api/users/1/?format=api",
        "username": "tmonjalo",
        "first_name": "Thomas",
        "last_name": "Monjalon",
        "email": "thomas@monjalon.net"
    },
    "mbox": "https://patches.dpdk.org/project/dpdk/patch/20230221172904.11813-1-cburdick@nvidia.com/mbox/",
    "series": [
        {
            "id": 27123,
            "url": "https://patches.dpdk.org/api/series/27123/?format=api",
            "web_url": "https://patches.dpdk.org/project/dpdk/list/?series=27123",
            "date": "2023-02-21T17:29:04",
            "name": "config: added support for NVIDIA ARM implementer ID",
            "version": 1,
            "mbox": "https://patches.dpdk.org/series/27123/mbox/"
        }
    ],
    "comments": "https://patches.dpdk.org/api/patches/124302/comments/",
    "check": "warning",
    "checks": "https://patches.dpdk.org/api/patches/124302/checks/",
    "tags": {},
    "related": [],
    "headers": {
        "Return-Path": "<dev-bounces@dpdk.org>",
        "X-Original-To": "patchwork@inbox.dpdk.org",
        "Delivered-To": "patchwork@inbox.dpdk.org",
        "Received": [
            "from mails.dpdk.org (mails.dpdk.org [217.70.189.124])\n\tby inbox.dpdk.org (Postfix) with ESMTP id A37BD41D31;\n\tTue, 21 Feb 2023 18:29:29 +0100 (CET)",
            "from mails.dpdk.org (localhost [127.0.0.1])\n\tby mails.dpdk.org (Postfix) with ESMTP id 3DFE143215;\n\tTue, 21 Feb 2023 18:29:29 +0100 (CET)",
            "from NAM10-DM6-obe.outbound.protection.outlook.com\n (mail-dm6nam10on2070.outbound.protection.outlook.com [40.107.93.70])\n by mails.dpdk.org (Postfix) with ESMTP id 08BA940E03\n for <dev@dpdk.org>; Tue, 21 Feb 2023 18:29:27 +0100 (CET)",
            "from DM5PR08CA0050.namprd08.prod.outlook.com (2603:10b6:4:60::39) by\n SJ0PR12MB6877.namprd12.prod.outlook.com (2603:10b6:a03:47f::19) with\n Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6111.20; Tue, 21 Feb\n 2023 17:29:22 +0000",
            "from DS1PEPF0000E650.namprd02.prod.outlook.com\n (2603:10b6:4:60:cafe::75) by DM5PR08CA0050.outlook.office365.com\n (2603:10b6:4:60::39) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6111.21 via Frontend\n Transport; Tue, 21 Feb 2023 17:29:21 +0000",
            "from mail.nvidia.com (216.228.117.161) by\n DS1PEPF0000E650.mail.protection.outlook.com (10.167.18.6) with Microsoft SMTP\n Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n 15.20.6134.14 via Frontend Transport; Tue, 21 Feb 2023 17:29:21 +0000",
            "from rnnvmail201.nvidia.com (10.129.68.8) by mail.nvidia.com\n (10.129.200.67) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.36; Tue, 21 Feb\n 2023 09:29:18 -0800",
            "from nvidia.com (10.126.231.37) by rnnvmail201.nvidia.com\n (10.129.68.8) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.36; Tue, 21 Feb\n 2023 09:29:17 -0800"
        ],
        "ARC-Seal": "i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none;\n b=FkU5nIyO4xQNcxYSXMx7gsj0qfmkbl7Ph70S60bYIptbkVeh9Gq+Y41nIOy0Nj+zfK59VYYFunOqDpxSFg3VUDGYl/6sBF2du4/8pEMBsKn/J6ReDTWQH5uNdmGo/zM38gA8K9YGQ27s29FbnKH8ym/wp9XopznnQyo1GwyqcTRayJ6teTpcTLtY/h9L1COSIU+qt89xpPL5dlkMB2dXpVpbOvwRxGAI25Qtimic13XdbEZcmFqsf5xSaIPwtqqswsxJDcI0jGMdrintC6agbRkbe6E/3cf/27WjI0xmCOlmsq/Md73Q7PncoM3U0n4rXsMy3Vh2jj46vOYvWl9WfQ==",
        "ARC-Message-Signature": "i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;\n s=arcselector9901;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;\n bh=exFlsrwKcJB4O1thriup+L4xCLtli9MOuiaLzhbGUss=;\n b=EZjEHNyuXHKIm0MVZsI2cB7vRlRYAT8NgXBT6AA/fmFUKJIg624Uyr/cJcGzQWbiAnjc+TkqbRhnJ6xU1sNeUV+mZu9aMipp71LcmKx1E749e/jLGmVgKnOZNuCx6Xz5tc6nWWC9UFGG+eFeJuGImQw9iwaxJJnEOoM4/rof9Rtv60+m9f9QkwJw5M4Z5pJ0LM1tN07fg2o4kJ9KVkMdAOq5PBsZr1x7IcjOcXvrpcg/C3gMs3ftI0rex7keM+NDW8YnW5EEzuTCXZTU71U61Z6fAenSE6vN/Offp/i4QFZ1fbpFUcubbUGjygAnP0NXkmDhF+vqGiHQ0kh2XCj+HQ==",
        "ARC-Authentication-Results": "i=1; mx.microsoft.com 1; spf=pass (sender ip is\n 216.228.117.161) smtp.rcpttodomain=intel.com smtp.mailfrom=nvidia.com;\n dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com;\n dkim=none (message not signed); arc=none",
        "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com;\n s=selector2;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=exFlsrwKcJB4O1thriup+L4xCLtli9MOuiaLzhbGUss=;\n b=qvpVtyJRB5eWXQSchKmViri11YOJQYhEeEl9Yg+mSv4agpwrw9PTjuFsg/eyhyuLz+G1xsdb8P3KCRqKmDiAeeZEZpAIvKRYO1TsTjJsNVnrFquzBu782soF2eDRk8Zh93dYsD4cpV0p951tuuMhOU+L2RViL8aeYvvx8fK1BmmXm/7PTXXSS7ew4/iKXWDcg0TqRH0cdC3pA28eTFZGhL4zf63r1G3VXNsojEi/DoQAYLveUnWR+rr2LHYfQvb0XbntwhPiilyo5dP70ZQqKgUy3p2vZQWdcSGAn8NiAJKC/zHtswo0RAeFyNrvQfbwKW/RSoBjfRLdhIUUDrN99Q==",
        "X-MS-Exchange-Authentication-Results": "spf=pass (sender IP is 216.228.117.161)\n smtp.mailfrom=nvidia.com;\n dkim=none (message not signed)\n header.d=none;dmarc=pass action=none header.from=nvidia.com;",
        "Received-SPF": "Pass (protection.outlook.com: domain of nvidia.com designates\n 216.228.117.161 as permitted sender) receiver=protection.outlook.com;\n client-ip=216.228.117.161; helo=mail.nvidia.com; pr=C",
        "From": "<cburdick@nvidia.com>",
        "To": "<bruce.richardson@intel.com>",
        "CC": "<dev@dpdk.org>, Cliff Burdick <cburdick@nvidia.com>",
        "Subject": "[PATCH] config: added support for NVIDIA ARM implementer ID",
        "Date": "Tue, 21 Feb 2023 09:29:04 -0800",
        "Message-ID": "<20230221172904.11813-1-cburdick@nvidia.com>",
        "X-Mailer": "git-send-email 2.17.1",
        "MIME-Version": "1.0",
        "Content-Type": "text/plain",
        "X-Originating-IP": "[10.126.231.37]",
        "X-ClientProxiedBy": "rnnvmail202.nvidia.com (10.129.68.7) To\n rnnvmail201.nvidia.com (10.129.68.8)",
        "X-EOPAttributedMessage": "0",
        "X-MS-PublicTrafficType": "Email",
        "X-MS-TrafficTypeDiagnostic": "DS1PEPF0000E650:EE_|SJ0PR12MB6877:EE_",
        "X-MS-Office365-Filtering-Correlation-Id": "3f7c8d0f-0dd3-4ddd-e65a-08db14312b6e",
        "X-MS-Exchange-SenderADCheck": "1",
        "X-MS-Exchange-AntiSpam-Relay": "0",
        "X-Microsoft-Antispam": "BCL:0;",
        "X-Microsoft-Antispam-Message-Info": "\n +geXE+hdx1xjCrtpnJArU/wlaEELAvhzGrf2E9w9RUZ5BhX7PrC7TsGH6I/I2y0QldMc8ZgeNGvP7qptZYwuRfU3X82gVAxnhdxP3/yxEnP/coLxI1vBe9zO6elJUr9fY58zL/LaFAaMG/cZ5BNcxNqlRQrk0hYTSIonD5l0/mly9S0W5sM2TG/W/h6f/NpSc55x69Mslgg6sbMOYGTnBsASDRoUzjdFpMYEYVKIaXXf32zU5G5sZRlClTJpBo5BD8Mb1nCV8bafcQKlYBhNJXPePoRnMTDU+hn6ZQUtyCAzxelnRDj0kazvltjvBxFaMvUMWfkfaav8ke3JlCNcig8bQUcLOP8Urq+Q2LQnqnGyCvlnwF/6rYWOrFwFSbMo1TNmOfLZpB5gzi6tUa0VryCMginwJrlASds75itMA7e4KazD5d8kF6V2pQLCsgRh4JuM/aaJKzcIarcU965jzt5/T5ZmNLmjnwaS4PUe/e5wkgKWCW8bl4/t7eAyDUcOAy2bhBvPKZ495/ZpckRTXpB65CeqaCavddixgYDcD+/qyMZty4bzZJ4qkrZnkKBwgekzXh24sQAH8PSG/NADj+T8QIEolL1d/61YakPru327gCw31MwDnlQjI4bNypKDN203y2gsxNgShKziBt/wDE8ZwRWglHdxD9PvUkJqYURFRYeOkPPUvdiw4GP6yDyj/WNCewKoLvL+aM90BlRXEA==",
        "X-Forefront-Antispam-Report": "CIP:216.228.117.161; CTRY:US; LANG:en; SCL:1;\n SRV:;\n IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:dc6edge2.nvidia.com; CAT:NONE;\n SFS:(13230025)(4636009)(346002)(136003)(39860400002)(396003)(376002)(451199018)(46966006)(36840700001)(40470700004)(2906002)(6286002)(186003)(26005)(41300700001)(2876002)(356005)(16526019)(82740400003)(107886003)(1076003)(6666004)(7636003)(5660300002)(2616005)(36860700001)(8936002)(86362001)(40460700003)(316002)(70586007)(8676002)(4326008)(336012)(7696005)(478600001)(70206006)(47076005)(6916009)(426003)(40480700001)(82310400005)(54906003)(55016003)(36756003);\n DIR:OUT; SFP:1101;",
        "X-OriginatorOrg": "Nvidia.com",
        "X-MS-Exchange-CrossTenant-OriginalArrivalTime": "21 Feb 2023 17:29:21.6292 (UTC)",
        "X-MS-Exchange-CrossTenant-Network-Message-Id": "\n 3f7c8d0f-0dd3-4ddd-e65a-08db14312b6e",
        "X-MS-Exchange-CrossTenant-Id": "43083d15-7273-40c1-b7db-39efd9ccc17a",
        "X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp": "\n TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.117.161];\n Helo=[mail.nvidia.com]",
        "X-MS-Exchange-CrossTenant-AuthSource": "\n DS1PEPF0000E650.namprd02.prod.outlook.com",
        "X-MS-Exchange-CrossTenant-AuthAs": "Anonymous",
        "X-MS-Exchange-CrossTenant-FromEntityHeader": "HybridOnPrem",
        "X-MS-Exchange-Transport-CrossTenantHeadersStamped": "SJ0PR12MB6877",
        "X-BeenThere": "dev@dpdk.org",
        "X-Mailman-Version": "2.1.29",
        "Precedence": "list",
        "List-Id": "DPDK patches and discussions <dev.dpdk.org>",
        "List-Unsubscribe": "<https://mails.dpdk.org/options/dev>,\n <mailto:dev-request@dpdk.org?subject=unsubscribe>",
        "List-Archive": "<http://mails.dpdk.org/archives/dev/>",
        "List-Post": "<mailto:dev@dpdk.org>",
        "List-Help": "<mailto:dev-request@dpdk.org?subject=help>",
        "List-Subscribe": "<https://mails.dpdk.org/listinfo/dev>,\n <mailto:dev-request@dpdk.org?subject=subscribe>",
        "Errors-To": "dev-bounces@dpdk.org"
    },
    "content": "From: Cliff Burdick <cburdick@nvidia.com>\n\nNVIDIA's Jetson Xavier is an ARM chip with NVIDIA as the implementer ID\nand a new part number. This patch adds support for this implementer ID\nand the part number.\n\nSigned-off-by: Cliff Burdick <cburdick@nvidia.com>\n---\n .mailmap               |  1 +\n config/arm/meson.build | 21 +++++++++++++++++++++\n 2 files changed, 22 insertions(+)",
    "diff": "diff --git a/.mailmap b/.mailmap\nindex 6a91c11be4..2cb0d9e41b 100644\n--- a/.mailmap\n+++ b/.mailmap\n@@ -230,6 +230,7 @@ Cian Ferriter <cian.ferriter@intel.com>\n Ciara Loftus <ciara.loftus@intel.com>\n Ciara Power <ciara.power@intel.com>\n Claire Murphy <claire.k.murphy@intel.com>\n+Cliff Burdick <cburdick@nvidia.com>\n Cody Doucette <doucette@bu.edu>\n Congwen Zhang <zhang.congwen@zte.com.cn>\n Conor Fogarty <conor.fogarty@intel.com>\ndiff --git a/config/arm/meson.build b/config/arm/meson.build\nindex 6442ec9596..6c3de22f16 100644\n--- a/config/arm/meson.build\n+++ b/config/arm/meson.build\n@@ -159,6 +159,26 @@ implementer_cavium = {\n     }\n }\n \n+implementer_nvidia = {\n+    'description': 'NVIDIA',\n+    'flags': [\n+        ['RTE_CACHE_LINE_SIZE', 64]\n+    ],\n+    'part_number_config': {\n+        '0x4': {\n+            'march': 'armv8-a',\n+            'march_features': ['crc', 'crypto', 'lse'],\n+            'compiler_options': ['-march=armv8-a+crc+lse+simd'],\n+            'flags': [\n+                ['RTE_USE_C11_MEM_MODEL', true],\n+                ['RTE_MAX_LCORE', 8],\n+                ['RTE_MAX_NUMA_NODES', 1],\n+                ['RTE_MACHINE', '\"armv8a\"']\n+            ]\n+        }\n+    }\n+}\n+\n implementer_ampere = {\n     'description': 'Ampere Computing',\n     'flags': [\n@@ -261,6 +281,7 @@ implementers = {\n     '0x41': implementer_arm,\n     '0x43': implementer_cavium,\n     '0x48': implementer_hisilicon,\n+    '0x4e': implementer_nvidia,\n     '0x50': implementer_ampere,\n     '0x51': implementer_qualcomm,\n     '0x70': implementer_phytium,\n",
    "prefixes": []
}