Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/123342/?format=api
{ "id": 123342, "url": "https://patches.dpdk.org/api/patches/123342/?format=api", "web_url": "https://patches.dpdk.org/project/dpdk/patch/20230207160719.1307-24-syalavarthi@marvell.com/", "project": { "id": 1, "url": "https://patches.dpdk.org/api/projects/1/?format=api", "name": "DPDK", "link_name": "dpdk", "list_id": "dev.dpdk.org", "list_email": "dev@dpdk.org", "web_url": "http://core.dpdk.org", "scm_url": "git://dpdk.org/dpdk", "webscm_url": "http://git.dpdk.org/dpdk", "list_archive_url": "https://inbox.dpdk.org/dev", "list_archive_url_format": "https://inbox.dpdk.org/dev/{}", "commit_url_format": "" }, "msgid": "<20230207160719.1307-24-syalavarthi@marvell.com>", "list_archive_url": "https://inbox.dpdk.org/dev/20230207160719.1307-24-syalavarthi@marvell.com", "date": "2023-02-07T16:07:03", "name": "[v5,23/39] ml/cnxk: enable quantization and dequantization", "commit_ref": null, "pull_url": null, "state": "superseded", "archived": true, "hash": "6ed6984eefba35b881a0be69c1c592916959962b", "submitter": { "id": 2480, "url": "https://patches.dpdk.org/api/people/2480/?format=api", "name": "Srikanth Yalavarthi", "email": "syalavarthi@marvell.com" }, "delegate": { "id": 1, "url": "https://patches.dpdk.org/api/users/1/?format=api", "username": "tmonjalo", "first_name": "Thomas", "last_name": "Monjalon", "email": "thomas@monjalon.net" }, "mbox": "https://patches.dpdk.org/project/dpdk/patch/20230207160719.1307-24-syalavarthi@marvell.com/mbox/", "series": [ { "id": 26860, "url": "https://patches.dpdk.org/api/series/26860/?format=api", "web_url": "https://patches.dpdk.org/project/dpdk/list/?series=26860", "date": "2023-02-07T16:06:40", "name": "Implementation of ML CNXK driver", "version": 5, "mbox": "https://patches.dpdk.org/series/26860/mbox/" } ], "comments": "https://patches.dpdk.org/api/patches/123342/comments/", "check": "success", "checks": "https://patches.dpdk.org/api/patches/123342/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<dev-bounces@dpdk.org>", "X-Original-To": "patchwork@inbox.dpdk.org", "Delivered-To": "patchwork@inbox.dpdk.org", "Received": [ "from mails.dpdk.org (mails.dpdk.org [217.70.189.124])\n\tby inbox.dpdk.org (Postfix) with ESMTP id 2749E41C30;\n\tTue, 7 Feb 2023 17:10:45 +0100 (CET)", "from mails.dpdk.org (localhost [127.0.0.1])\n\tby mails.dpdk.org (Postfix) with ESMTP id 38B3C42F84;\n\tTue, 7 Feb 2023 17:07:56 +0100 (CET)", "from mx0b-0016f401.pphosted.com (mx0b-0016f401.pphosted.com\n [67.231.156.173])\n by mails.dpdk.org (Postfix) with ESMTP id C10E742D41\n for <dev@dpdk.org>; Tue, 7 Feb 2023 17:07:33 +0100 (CET)", "from pps.filterd (m0045851.ppops.net [127.0.0.1])\n by mx0b-0016f401.pphosted.com (8.17.1.19/8.17.1.19) with ESMTP id\n 317BL2vn005847 for <dev@dpdk.org>; Tue, 7 Feb 2023 08:07:33 -0800", "from dc5-exch01.marvell.com ([199.233.59.181])\n by mx0b-0016f401.pphosted.com (PPS) with ESMTPS id 3nhqrtmsnd-11\n (version=TLSv1.2 cipher=ECDHE-RSA-AES256-SHA384 bits=256 verify=NOT)\n for <dev@dpdk.org>; Tue, 07 Feb 2023 08:07:32 -0800", "from DC5-EXCH01.marvell.com (10.69.176.38) by DC5-EXCH01.marvell.com\n (10.69.176.38) with Microsoft SMTP Server (TLS) id 15.0.1497.42;\n Tue, 7 Feb 2023 08:07:28 -0800", "from maili.marvell.com (10.69.176.80) by DC5-EXCH01.marvell.com\n (10.69.176.38) with Microsoft SMTP Server id 15.0.1497.42 via Frontend\n Transport; Tue, 7 Feb 2023 08:07:28 -0800", "from ml-host-33.caveonetworks.com (unknown [10.110.143.233])\n by maili.marvell.com (Postfix) with ESMTP id 5DBD63F7088;\n Tue, 7 Feb 2023 08:07:28 -0800 (PST)" ], "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=marvell.com;\n h=from : to : cc :\n subject : date : message-id : in-reply-to : references : mime-version :\n content-type; s=pfpt0220; bh=C4bPUhYr92S/nF2vE8AGx3IoRio0mSEO7kPfyqW87ew=;\n b=SdKQ93b9hh4TJeB6wxEYTtRFIgIaw81a8IcGwbWkSSGZuPicPBwty6Rzj0JlhFxspV0Y\n w0h71EXWcnNptZwoxhOBVKnGR/ClH/c3EDNa5+pWFwSlMbwZWqe8c1stfuKcFJeUn65t\n 4rknkR5tZdNm0JZBYzTue7HE3KK9HBeLlnbfPe8AxLrEKYJpxYAOdFnXwSYLT58RbpqV\n 30WhMX2pOTRAWISdLoGU+2TV7+vLoMbrZFA/V1IYG+poacwa+a8CzRpPBEcAUn9kTDC6\n 4ZNRBHYvemoM+3LAzK26kwpjlvMEKYnczDUOEfyPNX4scjH9FmcrBJuyuIq1Hn/JYgu9 Ww==", "From": "Srikanth Yalavarthi <syalavarthi@marvell.com>", "To": "Srikanth Yalavarthi <syalavarthi@marvell.com>", "CC": "<dev@dpdk.org>, <sshankarnara@marvell.com>, <jerinj@marvell.com>,\n <aprabhu@marvell.com>, <ptakkar@marvell.com>, <pshukla@marvell.com>", "Subject": "[PATCH v5 23/39] ml/cnxk: enable quantization and dequantization", "Date": "Tue, 7 Feb 2023 08:07:03 -0800", "Message-ID": "<20230207160719.1307-24-syalavarthi@marvell.com>", "X-Mailer": "git-send-email 2.17.1", "In-Reply-To": "<20230207160719.1307-1-syalavarthi@marvell.com>", "References": "<20221208200220.20267-1-syalavarthi@marvell.com>\n <20230207160719.1307-1-syalavarthi@marvell.com>", "MIME-Version": "1.0", "Content-Type": "text/plain", "X-Proofpoint-GUID": "eAak-1V55Rjns1x7k7cnyouUsePujCBV", "X-Proofpoint-ORIG-GUID": "eAak-1V55Rjns1x7k7cnyouUsePujCBV", "X-Proofpoint-Virus-Version": "vendor=baseguard\n engine=ICAP:2.0.219,Aquarius:18.0.930,Hydra:6.0.562,FMLib:17.11.122.1\n definitions=2023-02-07_07,2023-02-06_03,2022-06-22_01", "X-BeenThere": "dev@dpdk.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "DPDK patches and discussions <dev.dpdk.org>", "List-Unsubscribe": "<https://mails.dpdk.org/options/dev>,\n <mailto:dev-request@dpdk.org?subject=unsubscribe>", "List-Archive": "<http://mails.dpdk.org/archives/dev/>", "List-Post": "<mailto:dev@dpdk.org>", "List-Help": "<mailto:dev-request@dpdk.org?subject=help>", "List-Subscribe": "<https://mails.dpdk.org/listinfo/dev>,\n <mailto:dev-request@dpdk.org?subject=subscribe>", "Errors-To": "dev-bounces@dpdk.org" }, "content": "Implemented driver functions to quantize / dequantize input\nand output data. Support is enabled for multiple batches.\nQuantization / dequantization use the type conversion functions\ndefined in ML common code.\n\nSigned-off-by: Srikanth Yalavarthi <syalavarthi@marvell.com>\n---\n drivers/ml/cnxk/cn10k_ml_ops.c | 151 +++++++++++++++++++++++++++++++++\n 1 file changed, 151 insertions(+)", "diff": "diff --git a/drivers/ml/cnxk/cn10k_ml_ops.c b/drivers/ml/cnxk/cn10k_ml_ops.c\nindex b5c89bee40..231c9b340b 100644\n--- a/drivers/ml/cnxk/cn10k_ml_ops.c\n+++ b/drivers/ml/cnxk/cn10k_ml_ops.c\n@@ -5,6 +5,8 @@\n #include <rte_mldev.h>\n #include <rte_mldev_pmd.h>\n \n+#include <mldev_utils.h>\n+\n #include \"cn10k_ml_dev.h\"\n #include \"cn10k_ml_model.h\"\n #include \"cn10k_ml_ops.h\"\n@@ -983,6 +985,153 @@ cn10k_ml_io_output_size_get(struct rte_ml_dev *dev, uint16_t model_id, uint32_t\n \treturn 0;\n }\n \n+static int\n+cn10k_ml_io_quantize(struct rte_ml_dev *dev, uint16_t model_id, uint16_t nb_batches, void *dbuffer,\n+\t\t void *qbuffer)\n+{\n+\tstruct cn10k_ml_model *model;\n+\tuint8_t *lcl_dbuffer;\n+\tuint8_t *lcl_qbuffer;\n+\tuint32_t batch_id;\n+\tuint32_t i;\n+\tint ret;\n+\n+\tmodel = dev->data->models[model_id];\n+\n+\tif (model == NULL) {\n+\t\tplt_err(\"Invalid model_id = %u\", model_id);\n+\t\treturn -EINVAL;\n+\t}\n+\n+\tlcl_dbuffer = dbuffer;\n+\tlcl_qbuffer = qbuffer;\n+\tbatch_id = 0;\n+\n+next_batch:\n+\tfor (i = 0; i < model->metadata.model.num_input; i++) {\n+\t\tif (model->metadata.input[i].input_type ==\n+\t\t model->metadata.input[i].model_input_type) {\n+\t\t\trte_memcpy(lcl_qbuffer, lcl_dbuffer, model->addr.input[i].sz_d);\n+\t\t} else {\n+\t\t\tswitch (model->metadata.input[i].model_input_type) {\n+\t\t\tcase RTE_ML_IO_TYPE_INT8:\n+\t\t\t\tret = rte_ml_io_float32_to_int8(model->metadata.input[i].qscale,\n+\t\t\t\t\t\t\t\tmodel->addr.input[i].nb_elements,\n+\t\t\t\t\t\t\t\tlcl_dbuffer, lcl_qbuffer);\n+\t\t\t\tbreak;\n+\t\t\tcase RTE_ML_IO_TYPE_UINT8:\n+\t\t\t\tret = rte_ml_io_float32_to_uint8(model->metadata.input[i].qscale,\n+\t\t\t\t\t\t\t\t model->addr.input[i].nb_elements,\n+\t\t\t\t\t\t\t\t lcl_dbuffer, lcl_qbuffer);\n+\t\t\t\tbreak;\n+\t\t\tcase RTE_ML_IO_TYPE_INT16:\n+\t\t\t\tret = rte_ml_io_float32_to_int16(model->metadata.input[i].qscale,\n+\t\t\t\t\t\t\t\t model->addr.input[i].nb_elements,\n+\t\t\t\t\t\t\t\t lcl_dbuffer, lcl_qbuffer);\n+\t\t\t\tbreak;\n+\t\t\tcase RTE_ML_IO_TYPE_UINT16:\n+\t\t\t\tret = rte_ml_io_float32_to_uint16(model->metadata.input[i].qscale,\n+\t\t\t\t\t\t\t\t model->addr.input[i].nb_elements,\n+\t\t\t\t\t\t\t\t lcl_dbuffer, lcl_qbuffer);\n+\t\t\t\tbreak;\n+\t\t\tcase RTE_ML_IO_TYPE_FP16:\n+\t\t\t\tret = rte_ml_io_float32_to_float16(model->addr.input[i].nb_elements,\n+\t\t\t\t\t\t\t\t lcl_dbuffer, lcl_qbuffer);\n+\t\t\t\tbreak;\n+\t\t\tdefault:\n+\t\t\t\tplt_err(\"Unsupported model_input_type[%u] : %u\", i,\n+\t\t\t\t\tmodel->metadata.input[i].model_input_type);\n+\t\t\t\tret = -ENOTSUP;\n+\t\t\t}\n+\t\t\tif (ret < 0)\n+\t\t\t\treturn ret;\n+\t\t}\n+\n+\t\tlcl_dbuffer += model->addr.input[i].sz_d;\n+\t\tlcl_qbuffer += model->addr.input[i].sz_q;\n+\t}\n+\n+\tbatch_id++;\n+\tif (batch_id < PLT_DIV_CEIL(nb_batches, model->batch_size))\n+\t\tgoto next_batch;\n+\n+\treturn 0;\n+}\n+\n+static int\n+cn10k_ml_io_dequantize(struct rte_ml_dev *dev, uint16_t model_id, uint16_t nb_batches,\n+\t\t void *qbuffer, void *dbuffer)\n+{\n+\tstruct cn10k_ml_model *model;\n+\tuint8_t *lcl_qbuffer;\n+\tuint8_t *lcl_dbuffer;\n+\tuint32_t batch_id;\n+\tuint32_t i;\n+\tint ret;\n+\n+\tmodel = dev->data->models[model_id];\n+\n+\tif (model == NULL) {\n+\t\tplt_err(\"Invalid model_id = %u\", model_id);\n+\t\treturn -EINVAL;\n+\t}\n+\n+\tlcl_dbuffer = dbuffer;\n+\tlcl_qbuffer = qbuffer;\n+\tbatch_id = 0;\n+\n+next_batch:\n+\tfor (i = 0; i < model->metadata.model.num_output; i++) {\n+\t\tif (model->metadata.output[i].output_type ==\n+\t\t model->metadata.output[i].model_output_type) {\n+\t\t\trte_memcpy(lcl_dbuffer, lcl_qbuffer, model->addr.output[i].sz_q);\n+\t\t} else {\n+\t\t\tswitch (model->metadata.output[i].model_output_type) {\n+\t\t\tcase RTE_ML_IO_TYPE_INT8:\n+\t\t\t\tret = rte_ml_io_int8_to_float32(model->metadata.output[i].dscale,\n+\t\t\t\t\t\t\t\tmodel->addr.output[i].nb_elements,\n+\t\t\t\t\t\t\t\tlcl_qbuffer, lcl_dbuffer);\n+\t\t\t\tbreak;\n+\t\t\tcase RTE_ML_IO_TYPE_UINT8:\n+\t\t\t\tret = rte_ml_io_uint8_to_float32(model->metadata.output[i].dscale,\n+\t\t\t\t\t\t\t\t model->addr.output[i].nb_elements,\n+\t\t\t\t\t\t\t\t lcl_qbuffer, lcl_dbuffer);\n+\t\t\t\tbreak;\n+\t\t\tcase RTE_ML_IO_TYPE_INT16:\n+\t\t\t\tret = rte_ml_io_int16_to_float32(model->metadata.output[i].dscale,\n+\t\t\t\t\t\t\t\t model->addr.output[i].nb_elements,\n+\t\t\t\t\t\t\t\t lcl_qbuffer, lcl_dbuffer);\n+\t\t\t\tbreak;\n+\t\t\tcase RTE_ML_IO_TYPE_UINT16:\n+\t\t\t\tret = rte_ml_io_uint16_to_float32(model->metadata.output[i].dscale,\n+\t\t\t\t\t\t\t\t model->addr.output[i].nb_elements,\n+\t\t\t\t\t\t\t\t lcl_qbuffer, lcl_dbuffer);\n+\t\t\t\tbreak;\n+\t\t\tcase RTE_ML_IO_TYPE_FP16:\n+\t\t\t\tret = rte_ml_io_float16_to_float32(\n+\t\t\t\t\tmodel->addr.output[i].nb_elements, lcl_qbuffer,\n+\t\t\t\t\tlcl_dbuffer);\n+\t\t\t\tbreak;\n+\t\t\tdefault:\n+\t\t\t\tplt_err(\"Unsupported model_output_type[%u] : %u\", i,\n+\t\t\t\t\tmodel->metadata.output[i].model_output_type);\n+\t\t\t\tret = -ENOTSUP;\n+\t\t\t}\n+\t\t\tif (ret < 0)\n+\t\t\t\treturn ret;\n+\t\t}\n+\n+\t\tlcl_qbuffer += model->addr.output[i].sz_q;\n+\t\tlcl_dbuffer += model->addr.output[i].sz_d;\n+\t}\n+\n+\tbatch_id++;\n+\tif (batch_id < PLT_DIV_CEIL(nb_batches, model->batch_size))\n+\t\tgoto next_batch;\n+\n+\treturn 0;\n+}\n+\n struct rte_ml_dev_ops cn10k_ml_ops = {\n \t/* Device control ops */\n \t.dev_info_get = cn10k_ml_dev_info_get,\n@@ -1006,4 +1155,6 @@ struct rte_ml_dev_ops cn10k_ml_ops = {\n \t/* I/O ops */\n \t.io_input_size_get = cn10k_ml_io_input_size_get,\n \t.io_output_size_get = cn10k_ml_io_output_size_get,\n+\t.io_quantize = cn10k_ml_io_quantize,\n+\t.io_dequantize = cn10k_ml_io_dequantize,\n };\n", "prefixes": [ "v5", "23/39" ] }