get:
Show a patch.

patch:
Update a patch.

put:
Update a patch.

GET /api/patches/118464/?format=api
HTTP 200 OK
Allow: GET, PUT, PATCH, HEAD, OPTIONS
Content-Type: application/json
Vary: Accept

{
    "id": 118464,
    "url": "https://patches.dpdk.org/api/patches/118464/?format=api",
    "web_url": "https://patches.dpdk.org/project/dpdk/patch/20221019003918.257506-30-hernan.vargas@intel.com/",
    "project": {
        "id": 1,
        "url": "https://patches.dpdk.org/api/projects/1/?format=api",
        "name": "DPDK",
        "link_name": "dpdk",
        "list_id": "dev.dpdk.org",
        "list_email": "dev@dpdk.org",
        "web_url": "http://core.dpdk.org",
        "scm_url": "git://dpdk.org/dpdk",
        "webscm_url": "http://git.dpdk.org/dpdk",
        "list_archive_url": "https://inbox.dpdk.org/dev",
        "list_archive_url_format": "https://inbox.dpdk.org/dev/{}",
        "commit_url_format": ""
    },
    "msgid": "<20221019003918.257506-30-hernan.vargas@intel.com>",
    "list_archive_url": "https://inbox.dpdk.org/dev/20221019003918.257506-30-hernan.vargas@intel.com",
    "date": "2022-10-19T00:39:17",
    "name": "[v4,29/30] baseband/acc100: configure PMON control registers",
    "commit_ref": null,
    "pull_url": null,
    "state": "superseded",
    "archived": true,
    "hash": "5d839358cf508de9ea1fdd25d04439db29e45bc8",
    "submitter": {
        "id": 2659,
        "url": "https://patches.dpdk.org/api/people/2659/?format=api",
        "name": "Hernan Vargas",
        "email": "hernan.vargas@intel.com"
    },
    "delegate": {
        "id": 6690,
        "url": "https://patches.dpdk.org/api/users/6690/?format=api",
        "username": "akhil",
        "first_name": "akhil",
        "last_name": "goyal",
        "email": "gakhil@marvell.com"
    },
    "mbox": "https://patches.dpdk.org/project/dpdk/patch/20221019003918.257506-30-hernan.vargas@intel.com/mbox/",
    "series": [
        {
            "id": 25287,
            "url": "https://patches.dpdk.org/api/series/25287/?format=api",
            "web_url": "https://patches.dpdk.org/project/dpdk/list/?series=25287",
            "date": "2022-10-19T00:38:48",
            "name": "baseband/acc100: changes for 22.11",
            "version": 4,
            "mbox": "https://patches.dpdk.org/series/25287/mbox/"
        }
    ],
    "comments": "https://patches.dpdk.org/api/patches/118464/comments/",
    "check": "success",
    "checks": "https://patches.dpdk.org/api/patches/118464/checks/",
    "tags": {},
    "related": [],
    "headers": {
        "Return-Path": "<dev-bounces@dpdk.org>",
        "X-Original-To": "patchwork@inbox.dpdk.org",
        "Delivered-To": "patchwork@inbox.dpdk.org",
        "Received": [
            "from mails.dpdk.org (mails.dpdk.org [217.70.189.124])\n\tby inbox.dpdk.org (Postfix) with ESMTP id 77D24A0560;\n\tTue, 18 Oct 2022 18:45:38 +0200 (CEST)",
            "from [217.70.189.124] (localhost [127.0.0.1])\n\tby mails.dpdk.org (Postfix) with ESMTP id 4962D42B73;\n\tTue, 18 Oct 2022 18:43:18 +0200 (CEST)",
            "from mga06.intel.com (mga06b.intel.com [134.134.136.31])\n by mails.dpdk.org (Postfix) with ESMTP id 14BFB42B8A\n for <dev@dpdk.org>; Tue, 18 Oct 2022 18:43:02 +0200 (CEST)",
            "from orsmga005.jf.intel.com ([10.7.209.41])\n by orsmga104.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384;\n 18 Oct 2022 09:43:02 -0700",
            "from unknown (HELO csl-npg-qt0.la.intel.com) ([10.233.181.103])\n by orsmga005.jf.intel.com with ESMTP; 18 Oct 2022 09:43:01 -0700"
        ],
        "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/simple;\n d=intel.com; i=@intel.com; q=dns/txt; s=Intel;\n t=1666111383; x=1697647383;\n h=from:to:cc:subject:date:message-id:in-reply-to:\n references:mime-version:content-transfer-encoding;\n bh=tPBOkEwKOXMhl3og3EQSQuZyO6z/sJsxMw/bY++NRfI=;\n b=NWsplGOsmHjR2TUb/N+lZdlqwcEoI0nw6y7SZg3EC1EveuEBrBdBFhfb\n InwbZrO4ZzFnBxZtUsvLVuSxHyDD7zX7POjpClgm52F4XTHgbbTgL0uie\n lBPm0cIpj7mDNSZEDv+r2sEX6TfcgkvTHLo2trpFMKI7Vp+YuHC8+uQZJ\n cxObktOnCVmVqSMsXgS7I8/Iu0TLJGcHaFFoe1BSxQHT6ktNuc2pmU8vF\n WmY8cec0cbpQEP1g93uHGZmUgALW4fDPCKwrVEHsTOmC9mPOAF4omDy/T\n qtJw43qc87mHif08+ZWkNNRjCY9WjQDTBjy1yq9P4QM5cg/U1jnq4jb9C Q==;",
        "X-IronPort-AV": [
            "E=McAfee;i=\"6500,9779,10504\"; a=\"368192148\"",
            "E=Sophos;i=\"5.95,193,1661842800\"; d=\"scan'208\";a=\"368192148\"",
            "E=McAfee;i=\"6500,9779,10504\"; a=\"803836181\"",
            "E=Sophos;i=\"5.95,193,1661842800\"; d=\"scan'208\";a=\"803836181\""
        ],
        "X-ExtLoop1": "1",
        "From": "Hernan Vargas <hernan.vargas@intel.com>",
        "To": "dev@dpdk.org, gakhil@marvell.com, trix@redhat.com,\n maxime.coquelin@redhat.com",
        "Cc": "nicolas.chautru@intel.com, qi.z.zhang@intel.com,\n Hernan Vargas <hernan.vargas@intel.com>",
        "Subject": "[PATCH v4 29/30] baseband/acc100: configure PMON control registers",
        "Date": "Tue, 18 Oct 2022 17:39:17 -0700",
        "Message-Id": "<20221019003918.257506-30-hernan.vargas@intel.com>",
        "X-Mailer": "git-send-email 2.37.1",
        "In-Reply-To": "<20221019003918.257506-1-hernan.vargas@intel.com>",
        "References": "<20221019003918.257506-1-hernan.vargas@intel.com>",
        "MIME-Version": "1.0",
        "Content-Transfer-Encoding": "8bit",
        "X-BeenThere": "dev@dpdk.org",
        "X-Mailman-Version": "2.1.29",
        "Precedence": "list",
        "List-Id": "DPDK patches and discussions <dev.dpdk.org>",
        "List-Unsubscribe": "<https://mails.dpdk.org/options/dev>,\n <mailto:dev-request@dpdk.org?subject=unsubscribe>",
        "List-Archive": "<http://mails.dpdk.org/archives/dev/>",
        "List-Post": "<mailto:dev@dpdk.org>",
        "List-Help": "<mailto:dev-request@dpdk.org?subject=help>",
        "List-Subscribe": "<https://mails.dpdk.org/listinfo/dev>,\n <mailto:dev-request@dpdk.org?subject=subscribe>",
        "Errors-To": "dev-bounces@dpdk.org"
    },
    "content": "Enable performance monitor control registers.\n\nSigned-off-by: Hernan Vargas <hernan.vargas@intel.com>\nReviewed-by: Maxime Coquelin <maxime.coquelin@redhat.com>\n---\n drivers/baseband/acc/acc100_pmd.h | 4 ++++\n 1 file changed, 4 insertions(+)",
    "diff": "diff --git a/drivers/baseband/acc/acc100_pmd.h b/drivers/baseband/acc/acc100_pmd.h\nindex eb6349c85a..8c0aec5ed8 100644\n--- a/drivers/baseband/acc/acc100_pmd.h\n+++ b/drivers/baseband/acc/acc100_pmd.h\n@@ -115,6 +115,8 @@ struct acc100_registry_addr {\n \tunsigned int depth_log1_offset;\n \tunsigned int qman_group_func;\n \tunsigned int ddr_range;\n+\tunsigned int pmon_ctrl_a;\n+\tunsigned int pmon_ctrl_b;\n };\n \n /* Structure holding registry addresses for PF */\n@@ -144,6 +146,8 @@ static const struct acc100_registry_addr pf_reg_addr = {\n \t.depth_log1_offset = HWPfQmgrGrpDepthLog21Vf,\n \t.qman_group_func = HWPfQmgrGrpFunction0,\n \t.ddr_range = HWPfDmaVfDdrBaseRw,\n+\t.pmon_ctrl_a = HWVfPmACntrlRegVf,\n+\t.pmon_ctrl_b = HWVfPmBCntrlRegVf,\n };\n \n /* Structure holding registry addresses for VF */\n",
    "prefixes": [
        "v4",
        "29/30"
    ]
}