Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/117473/?format=api
{ "id": 117473, "url": "https://patches.dpdk.org/api/patches/117473/?format=api", "web_url": "https://patches.dpdk.org/project/dpdk/patch/20221006150325.660-14-valex@nvidia.com/", "project": { "id": 1, "url": "https://patches.dpdk.org/api/projects/1/?format=api", "name": "DPDK", "link_name": "dpdk", "list_id": "dev.dpdk.org", "list_email": "dev@dpdk.org", "web_url": "http://core.dpdk.org", "scm_url": "git://dpdk.org/dpdk", "webscm_url": "http://git.dpdk.org/dpdk", "list_archive_url": "https://inbox.dpdk.org/dev", "list_archive_url_format": "https://inbox.dpdk.org/dev/{}", "commit_url_format": "" }, "msgid": "<20221006150325.660-14-valex@nvidia.com>", "list_archive_url": "https://inbox.dpdk.org/dev/20221006150325.660-14-valex@nvidia.com", "date": "2022-10-06T15:03:19", "name": "[v2,13/19] net/mlx5/hws: Add HWS context object", "commit_ref": null, "pull_url": null, "state": "superseded", "archived": true, "hash": "ee4769bfd9c54e98cf50f9c1ecaf681b75bf2393", "submitter": { "id": 2858, "url": "https://patches.dpdk.org/api/people/2858/?format=api", "name": "Alex Vesker", "email": "valex@nvidia.com" }, "delegate": { "id": 3268, "url": "https://patches.dpdk.org/api/users/3268/?format=api", "username": "rasland", "first_name": "Raslan", "last_name": "Darawsheh", "email": "rasland@nvidia.com" }, "mbox": "https://patches.dpdk.org/project/dpdk/patch/20221006150325.660-14-valex@nvidia.com/mbox/", "series": [ { "id": 25012, "url": "https://patches.dpdk.org/api/series/25012/?format=api", "web_url": "https://patches.dpdk.org/project/dpdk/list/?series=25012", "date": "2022-10-06T15:03:06", "name": "net/mlx5: Add HW steering low level support", "version": 2, "mbox": "https://patches.dpdk.org/series/25012/mbox/" } ], "comments": "https://patches.dpdk.org/api/patches/117473/comments/", "check": "success", "checks": "https://patches.dpdk.org/api/patches/117473/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<dev-bounces@dpdk.org>", "X-Original-To": "patchwork@inbox.dpdk.org", "Delivered-To": "patchwork@inbox.dpdk.org", "Received": [ "from mails.dpdk.org (mails.dpdk.org [217.70.189.124])\n\tby inbox.dpdk.org (Postfix) with ESMTP id 57ABBA00C2;\n\tThu, 6 Oct 2022 17:06:00 +0200 (CEST)", "from [217.70.189.124] (localhost [127.0.0.1])\n\tby mails.dpdk.org (Postfix) with ESMTP id EBB0242CD8;\n\tThu, 6 Oct 2022 17:04:38 +0200 (CEST)", "from NAM10-BN7-obe.outbound.protection.outlook.com\n (mail-bn7nam10on2042.outbound.protection.outlook.com [40.107.92.42])\n by mails.dpdk.org (Postfix) with ESMTP id B48F842CCD\n for <dev@dpdk.org>; Thu, 6 Oct 2022 17:04:35 +0200 (CEST)", "from BN8PR03CA0022.namprd03.prod.outlook.com (2603:10b6:408:94::35)\n by PH7PR12MB7138.namprd12.prod.outlook.com (2603:10b6:510:1ee::11)\n with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5676.20; Thu, 6 Oct\n 2022 15:04:33 +0000", "from BN8NAM11FT080.eop-nam11.prod.protection.outlook.com\n (2603:10b6:408:94:cafe::87) by BN8PR03CA0022.outlook.office365.com\n (2603:10b6:408:94::35) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5676.24 via Frontend\n Transport; Thu, 6 Oct 2022 15:04:33 +0000", "from mail.nvidia.com (216.228.117.161) by\n BN8NAM11FT080.mail.protection.outlook.com (10.13.176.82) with Microsoft SMTP\n Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n 15.20.5709.10 via Frontend Transport; Thu, 6 Oct 2022 15:04:32 +0000", "from rnnvmail201.nvidia.com (10.129.68.8) by mail.nvidia.com\n (10.129.200.67) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.26; Thu, 6 Oct 2022\n 08:04:24 -0700", "from nvidia.com (10.126.230.35) by rnnvmail201.nvidia.com\n (10.129.68.8) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.29; Thu, 6 Oct 2022\n 08:04:21 -0700" ], "ARC-Seal": "i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none;\n b=dsQ6/V5jFbKlamFOAnh1kp8MaDCHKUlPZZAWk5LrTLjyuvUs6U5WrnSpUZbW0p5MoA7S+JBVsqj1TWCsWgD+Kx0ncjTFrAnMNScizovZDfr+xORqIl3OMA2KryDmPqqNum0V4JMBmqBtTg6+BSuzmNIXPn2M/m+qnkFrv/BiTpK8zRdz3y0c1x/0FlTvV9ISOnqzJEzoosYesZtMxMx6i+OqSbZGwwvXqFMm/ilr27keuBp3+opxiUXW5hWmeshxpRCA/8fGWt0Ac1cmlI3v+UoYen9gobO0K/5mmLUqlw/LYCSOSqYmusqmoeF/BXvlltDOVXYWSMMXlkLtaaG4mg==", "ARC-Message-Signature": "i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;\n s=arcselector9901;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;\n bh=KiZaVoS2CVJV4PZCWHq2kytHl+mUHTACF4OZMNGiR7Q=;\n b=cLx13WFm20FrFGpTxyaM1UmZ6EJUan4YosKMGddcFcKX6AHCMxMFJaTuD+ofaSrK93Htr+pf099xQLil7O8ZsmNYwdUbybyCu12uENVR//+USVB8w/b5MRFcVaTVTU40yY3B+zKz9mKDAUUP24I+ji73G+WsbAgwiiqpqoFocPjI0Dztuhb0BigNlxluVqb4hGESbIZBcuVvpXlNjPGVdi6FWPwHY34Jc+M7J9qL4d7cXXpfKUz03bL0UGTOswCTXiSXIrRubPVbb/gKJdhhpf0PQQk7YnaYUCqb7TlHJORL3CWRZdUzZv2W6Wc8UcVm98L/TFQ6ufGm7eYEp2KL8g==", "ARC-Authentication-Results": "i=1; mx.microsoft.com 1; spf=pass (sender ip is\n 216.228.117.161) smtp.rcpttodomain=monjalon.net smtp.mailfrom=nvidia.com;\n dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com;\n dkim=none (message not signed); arc=none", "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com;\n s=selector2;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=KiZaVoS2CVJV4PZCWHq2kytHl+mUHTACF4OZMNGiR7Q=;\n b=CgjaeqsVEsL81k9jVvKM1EdStB1E+t3ocRB9rR1A/d9nC15SdXAhFhjLDEYKtLCC8fwecKPbOVZFmTqnc7g4a7zxcuReeXJNGg8VR9YUPlqZ1Xh3ZbnYEnxdPNFJ76sl/68cg2mvt7UDC4GhXMHEh0+xWRkcO7lbHLTwXoCb/VuZkTHKY0UYVoiEb5MO83eL2weAxluAX7UiAV98KSZoudGwaUfSq4Zs+nwXNHkit4/GaGbLFDqwj1S3efp82V1g2ZBpHAG2ZNC0bjPzvHoNMJUUiZjB9Zv3YcvtI0/Y16qYcYC1AapVhjVIlMazjIWqGbemf4CWYk6I/cH9B8VoqA==", "X-MS-Exchange-Authentication-Results": "spf=pass (sender IP is 216.228.117.161)\n smtp.mailfrom=nvidia.com;\n dkim=none (message not signed)\n header.d=none;dmarc=pass action=none header.from=nvidia.com;", "Received-SPF": "Pass (protection.outlook.com: domain of nvidia.com designates\n 216.228.117.161 as permitted sender) receiver=protection.outlook.com;\n client-ip=216.228.117.161; helo=mail.nvidia.com; pr=C", "From": "Alex Vesker <valex@nvidia.com>", "To": "<valex@nvidia.com>, <viacheslavo@nvidia.com>, <thomas@monjalon.net>,\n <suanmingm@nvidia.com>, Matan Azrad <matan@nvidia.com>", "CC": "<dev@dpdk.org>, <orika@nvidia.com>", "Subject": "[v2 13/19] net/mlx5/hws: Add HWS context object", "Date": "Thu, 6 Oct 2022 18:03:19 +0300", "Message-ID": "<20221006150325.660-14-valex@nvidia.com>", "X-Mailer": "git-send-email 2.18.1", "In-Reply-To": "<20221006150325.660-1-valex@nvidia.com>", "References": "<20220922190345.394-1-valex@nvidia.com>\n <20221006150325.660-1-valex@nvidia.com>", "MIME-Version": "1.0", "Content-Type": "text/plain", "X-Originating-IP": "[10.126.230.35]", "X-ClientProxiedBy": "rnnvmail202.nvidia.com (10.129.68.7) To\n rnnvmail201.nvidia.com (10.129.68.8)", "X-EOPAttributedMessage": "0", "X-MS-PublicTrafficType": "Email", "X-MS-TrafficTypeDiagnostic": "BN8NAM11FT080:EE_|PH7PR12MB7138:EE_", "X-MS-Office365-Filtering-Correlation-Id": "37fffd74-bbe3-425f-7bb6-08daa7ac1395", "X-LD-Processed": "43083d15-7273-40c1-b7db-39efd9ccc17a,ExtAddr", "X-MS-Exchange-SenderADCheck": "1", "X-MS-Exchange-AntiSpam-Relay": "0", "X-Microsoft-Antispam": "BCL:0;", "X-Microsoft-Antispam-Message-Info": "\n U6mpkWbuv4xNiPO7G2lIppPttV/q0aoieG3eBo3Vsm+Q5joInXY7ulH8knKZ48ytbvfcQ7kakoDN33hHSG3Sz8yNKHrrE7ogf89sY2s0YAAtS0+Wwo7bPTfYZJeRxNJgYJq4bjZ+AGbQlrxfk7k0tkTpuCjchEqLEauHpZ7W/Dlk/QrChR0qdOfH6wz4q2+gAVvjEX8EN4lMVIo1jfbHQueHvZ9TU9gIg3M2Yl24y1AbBVAPlS+KqEo34isYif5Xr3xblrf/eMQch7TgZinlSBV4XDa3v04pHh+KZDxWXMsTY6THkpb/kGjJnVT19knoR1FM3zFALAwsCI2QyjtR164gqULLLeJ95EfnwBgsEHJBXcTj4OI9uoPlF5P4sYlM/f8TAX6xt3gvnpeEzdkS858MUAymAJnFx9Ddq/NIxTma8hxhEAtnHHaAjJkUi4o8pPdYKapSOAtCfwm1+YwkPEGd3jgsboT+ropj87dzLXUtwAmFffo/4RKEF0i+IunoLzi1+UB9Mz3q4Gx/nHtHK97vY0HMH6CAvIdqQd4W5ctL9x2tExWGIP82O8YkithAnEI+uYuERi4/DRnLPiN1oiAdOqNnzPV4fLR6SPx1Q5q4mlsbDYdQqgUn2aNIZgsrLmALNQ9JX5mO+nJ33RxFKpB/crxiKw5cmyOytue5gh/o+6E3nV1ooPqtwgTFYaOXfMDl2Ak718I/Zy+qTEtfse83ldRl3+xvTWvlYfJz3qXVBvKQT7Yy4pQGkk0UhKwr4wYcLv2tW8VUT7kBaYVK+w==", "X-Forefront-Antispam-Report": "CIP:216.228.117.161; CTRY:US; LANG:en; SCL:1;\n SRV:;\n IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:dc6edge2.nvidia.com; CAT:NONE;\n SFS:(13230022)(4636009)(346002)(136003)(39860400002)(396003)(376002)(451199015)(36840700001)(46966006)(40470700004)(8676002)(26005)(82740400003)(107886003)(6286002)(7696005)(356005)(40460700003)(70206006)(70586007)(7636003)(4326008)(478600001)(36756003)(36860700001)(2616005)(86362001)(82310400005)(54906003)(110136005)(1076003)(316002)(83380400001)(336012)(426003)(6636002)(186003)(16526019)(47076005)(66899015)(41300700001)(8936002)(2906002)(40480700001)(55016003)(5660300002);\n DIR:OUT; SFP:1101;", "X-OriginatorOrg": "Nvidia.com", "X-MS-Exchange-CrossTenant-OriginalArrivalTime": "06 Oct 2022 15:04:32.8779 (UTC)", "X-MS-Exchange-CrossTenant-Network-Message-Id": "\n 37fffd74-bbe3-425f-7bb6-08daa7ac1395", "X-MS-Exchange-CrossTenant-Id": "43083d15-7273-40c1-b7db-39efd9ccc17a", "X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp": "\n TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.117.161];\n Helo=[mail.nvidia.com]", "X-MS-Exchange-CrossTenant-AuthSource": "\n BN8NAM11FT080.eop-nam11.prod.protection.outlook.com", "X-MS-Exchange-CrossTenant-AuthAs": "Anonymous", "X-MS-Exchange-CrossTenant-FromEntityHeader": "HybridOnPrem", "X-MS-Exchange-Transport-CrossTenantHeadersStamped": "PH7PR12MB7138", "X-BeenThere": "dev@dpdk.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "DPDK patches and discussions <dev.dpdk.org>", "List-Unsubscribe": "<https://mails.dpdk.org/options/dev>,\n <mailto:dev-request@dpdk.org?subject=unsubscribe>", "List-Archive": "<http://mails.dpdk.org/archives/dev/>", "List-Post": "<mailto:dev@dpdk.org>", "List-Help": "<mailto:dev-request@dpdk.org?subject=help>", "List-Subscribe": "<https://mails.dpdk.org/listinfo/dev>,\n <mailto:dev-request@dpdk.org?subject=subscribe>", "Errors-To": "dev-bounces@dpdk.org" }, "content": "Context is the first mlx5dr object created, all sub object:\ntable, matcher, rule, action are created using the context.\nThe context holds the capabilities and send queues used for\nconfiguring the offloads to the HW.\n\nSigned-off-by: Alex Vesker <valex@nvidia.com>\n---\n drivers/net/mlx5/hws/mlx5dr_context.c | 222 ++++++++++++++++++++++++++\n drivers/net/mlx5/hws/mlx5dr_context.h | 40 +++++\n 2 files changed, 262 insertions(+)\n create mode 100644 drivers/net/mlx5/hws/mlx5dr_context.c\n create mode 100644 drivers/net/mlx5/hws/mlx5dr_context.h", "diff": "diff --git a/drivers/net/mlx5/hws/mlx5dr_context.c b/drivers/net/mlx5/hws/mlx5dr_context.c\nnew file mode 100644\nindex 0000000000..0b0831043e\n--- /dev/null\n+++ b/drivers/net/mlx5/hws/mlx5dr_context.c\n@@ -0,0 +1,222 @@\n+/* SPDX-License-Identifier: BSD-3-Clause\n+ * Copyright (c) 2022 NVIDIA Corporation & Affiliates\n+ */\n+\n+#include \"mlx5dr_internal.h\"\n+\n+static int mlx5dr_context_pools_init(struct mlx5dr_context *ctx)\n+{\n+\tstruct mlx5dr_pool_attr pool_attr = {0};\n+\tuint8_t max_log_sz;\n+\tint i;\n+\n+\tif (mlx5dr_pat_init_pattern_cache(&ctx->pattern_cache))\n+\t\treturn rte_errno;\n+\n+\t/* Create an STC pool per FT type */\n+\tpool_attr.pool_type = MLX5DR_POOL_TYPE_STC;\n+\tpool_attr.flags = MLX5DR_POOL_FLAGS_FOR_STC_POOL;\n+\tmax_log_sz = RTE_MIN(MLX5DR_POOL_STC_LOG_SZ, ctx->caps->stc_alloc_log_max);\n+\tpool_attr.alloc_log_sz = RTE_MAX(max_log_sz, ctx->caps->stc_alloc_log_gran);\n+\n+\tfor (i = 0; i < MLX5DR_TABLE_TYPE_MAX; i++) {\n+\t\tpool_attr.table_type = i;\n+\t\tctx->stc_pool[i] = mlx5dr_pool_create(ctx, &pool_attr);\n+\t\tif (!ctx->stc_pool[i]) {\n+\t\t\tDR_LOG(ERR, \"Failed to allocate STC pool [%d]\", i);\n+\t\t\tgoto free_stc_pools;\n+\t\t}\n+\t}\n+\n+\treturn 0;\n+\n+free_stc_pools:\n+\tfor (i = 0; i < MLX5DR_TABLE_TYPE_MAX; i++)\n+\t\tif (ctx->stc_pool[i])\n+\t\t\tmlx5dr_pool_destroy(ctx->stc_pool[i]);\n+\n+\tmlx5dr_pat_uninit_pattern_cache(ctx->pattern_cache);\n+\n+\treturn rte_errno;\n+}\n+\n+static void mlx5dr_context_pools_uninit(struct mlx5dr_context *ctx)\n+{\n+\tint i;\n+\n+\tmlx5dr_pat_uninit_pattern_cache(ctx->pattern_cache);\n+\n+\tfor (i = 0; i < MLX5DR_TABLE_TYPE_MAX; i++) {\n+\t\tif (ctx->stc_pool[i])\n+\t\t\tmlx5dr_pool_destroy(ctx->stc_pool[i]);\n+\t}\n+}\n+\n+static int mlx5dr_context_init_pd(struct mlx5dr_context *ctx,\n+\t\t\t\t struct ibv_pd *pd)\n+{\n+\tstruct mlx5dv_pd mlx5_pd = {0};\n+\tstruct mlx5dv_obj obj;\n+\tint ret;\n+\n+\tif (pd) {\n+\t\tctx->pd = pd;\n+\t} else {\n+\t\tctx->pd = mlx5_glue->alloc_pd(ctx->ibv_ctx);\n+\t\tif (!ctx->pd) {\n+\t\t\tDR_LOG(ERR, \"Failed to allocate PD\");\n+\t\t\trte_errno = errno;\n+\t\t\treturn rte_errno;\n+\t\t}\n+\t\tctx->flags |= MLX5DR_CONTEXT_FLAG_PRIVATE_PD;\n+\t}\n+\n+\tobj.pd.in = ctx->pd;\n+\tobj.pd.out = &mlx5_pd;\n+\n+\tret = mlx5_glue->dv_init_obj(&obj, MLX5DV_OBJ_PD);\n+\tif (ret)\n+\t\tgoto free_private_pd;\n+\n+\tctx->pd_num = mlx5_pd.pdn;\n+\n+\treturn 0;\n+\n+free_private_pd:\n+\tif (ctx->flags & MLX5DR_CONTEXT_FLAG_PRIVATE_PD)\n+\t\tmlx5_glue->dealloc_pd(ctx->pd);\n+\n+\treturn ret;\n+}\n+\n+static int mlx5dr_context_uninit_pd(struct mlx5dr_context *ctx)\n+{\n+\tif (ctx->flags & MLX5DR_CONTEXT_FLAG_PRIVATE_PD)\n+\t\treturn mlx5_glue->dealloc_pd(ctx->pd);\n+\n+\treturn 0;\n+}\n+\n+static void mlx5dr_context_check_hws_supp(struct mlx5dr_context *ctx)\n+{\n+\tstruct mlx5dr_cmd_query_caps *caps = ctx->caps;\n+\n+\t/* HWS not supported on device / FW */\n+\tif (!caps->wqe_based_update) {\n+\t\tDR_LOG(INFO, \"Required HWS WQE based insertion cap not supported\");\n+\t\treturn;\n+\t}\n+\n+\t/* Current solution requires all rules to set reparse bit */\n+\tif ((!caps->nic_ft.reparse || !caps->fdb_ft.reparse) ||\n+\t !IS_BIT_SET(caps->rtc_reparse_mode, MLX5_IFC_RTC_REPARSE_ALWAYS)) {\n+\t\tDR_LOG(INFO, \"Required HWS reparse cap not supported\");\n+\t\treturn;\n+\t}\n+\n+\t/* FW/HW must support 8DW STE */\n+\tif (!IS_BIT_SET(caps->ste_format, MLX5_IFC_RTC_STE_FORMAT_8DW)) {\n+\t\tDR_LOG(INFO, \"Required HWS STE format not supported\");\n+\t\treturn;\n+\t}\n+\n+\t/* All rules are add by hash */\n+\tif (!IS_BIT_SET(caps->rtc_index_mode, MLX5_IFC_RTC_STE_UPDATE_MODE_BY_HASH)) {\n+\t\tDR_LOG(INFO, \"Required HWS RTC index mode not supported\");\n+\t\treturn;\n+\t}\n+\n+\t/* All rules are add by hash */\n+\tif (!IS_BIT_SET(caps->definer_format_sup, MLX5_IFC_DEFINER_FORMAT_ID_SELECT)) {\n+\t\tDR_LOG(INFO, \"Required HWS Dynamic definer not supported\");\n+\t\treturn;\n+\t}\n+\n+\tctx->flags |= MLX5DR_CONTEXT_FLAG_HWS_SUPPORT;\n+}\n+\n+static int mlx5dr_context_init_hws(struct mlx5dr_context *ctx,\n+\t\t\t\t struct mlx5dr_context_attr *attr)\n+{\n+\tint ret;\n+\n+\tmlx5dr_context_check_hws_supp(ctx);\n+\n+\tif (!(ctx->flags & MLX5DR_CONTEXT_FLAG_HWS_SUPPORT))\n+\t\treturn 0;\n+\n+\tret = mlx5dr_context_init_pd(ctx, attr->pd);\n+\tif (ret)\n+\t\treturn ret;\n+\n+\tret = mlx5dr_context_pools_init(ctx);\n+\tif (ret)\n+\t\tgoto uninit_pd;\n+\n+\tret = mlx5dr_send_queues_open(ctx, attr->queues, attr->queue_size);\n+\tif (ret)\n+\t\tgoto pools_uninit;\n+\n+\treturn 0;\n+\n+pools_uninit:\n+\tmlx5dr_context_pools_uninit(ctx);\n+uninit_pd:\n+\tmlx5dr_context_uninit_pd(ctx);\n+\treturn ret;\n+}\n+\n+static void mlx5dr_context_uninit_hws(struct mlx5dr_context *ctx)\n+{\n+\tif (!(ctx->flags & MLX5DR_CONTEXT_FLAG_HWS_SUPPORT))\n+\t\treturn;\n+\n+\tmlx5dr_send_queues_close(ctx);\n+\tmlx5dr_context_pools_uninit(ctx);\n+\tmlx5dr_context_uninit_pd(ctx);\n+}\n+\n+struct mlx5dr_context *mlx5dr_context_open(struct ibv_context *ibv_ctx,\n+\t\t\t\t\t struct mlx5dr_context_attr *attr)\n+{\n+\tstruct mlx5dr_context *ctx;\n+\tint ret;\n+\n+\tctx = simple_calloc(1, sizeof(*ctx));\n+\tif (!ctx) {\n+\t\trte_errno = ENOMEM;\n+\t\treturn NULL;\n+\t}\n+\n+\tctx->ibv_ctx = ibv_ctx;\n+\tpthread_spin_init(&ctx->ctrl_lock, PTHREAD_PROCESS_PRIVATE);\n+\n+\tctx->caps = simple_calloc(1, sizeof(*ctx->caps));\n+\tif (!ctx->caps)\n+\t\tgoto free_ctx;\n+\n+\tret = mlx5dr_cmd_query_caps(ibv_ctx, ctx->caps);\n+\tif (ret)\n+\t\tgoto free_caps;\n+\n+\tret = mlx5dr_context_init_hws(ctx, attr);\n+\tif (ret)\n+\t\tgoto free_caps;\n+\n+\treturn ctx;\n+\n+free_caps:\n+\tsimple_free(ctx->caps);\n+free_ctx:\n+\tsimple_free(ctx);\n+\treturn NULL;\n+}\n+\n+int mlx5dr_context_close(struct mlx5dr_context *ctx)\n+{\n+\tmlx5dr_context_uninit_hws(ctx);\n+\tsimple_free(ctx->caps);\n+\tpthread_spin_destroy(&ctx->ctrl_lock);\n+\tsimple_free(ctx);\n+\treturn 0;\n+}\ndiff --git a/drivers/net/mlx5/hws/mlx5dr_context.h b/drivers/net/mlx5/hws/mlx5dr_context.h\nnew file mode 100644\nindex 0000000000..b0c7802daf\n--- /dev/null\n+++ b/drivers/net/mlx5/hws/mlx5dr_context.h\n@@ -0,0 +1,40 @@\n+/* SPDX-License-Identifier: BSD-3-Clause\n+ * Copyright (c) 2022 NVIDIA Corporation & Affiliates\n+ */\n+\n+#ifndef MLX5DR_CONTEXT_H_\n+#define MLX5DR_CONTEXT_H_\n+\n+enum mlx5dr_context_flags {\n+\tMLX5DR_CONTEXT_FLAG_HWS_SUPPORT = 1 << 0,\n+\tMLX5DR_CONTEXT_FLAG_PRIVATE_PD = 1 << 1,\n+};\n+\n+enum mlx5dr_context_shared_stc_type {\n+\tMLX5DR_CONTEXT_SHARED_STC_DECAP = 0,\n+\tMLX5DR_CONTEXT_SHARED_STC_POP = 1,\n+\tMLX5DR_CONTEXT_SHARED_STC_MAX = 2,\n+};\n+\n+struct mlx5dr_context_common_res {\n+\tstruct mlx5dr_action_default_stc *default_stc;\n+\tstruct mlx5dr_action_shared_stc *shared_stc[MLX5DR_CONTEXT_SHARED_STC_MAX];\n+\tstruct mlx5dr_cmd_forward_tbl *default_miss;\n+};\n+\n+struct mlx5dr_context {\n+\tstruct ibv_context *ibv_ctx;\n+\tstruct mlx5dr_cmd_query_caps *caps;\n+\tstruct ibv_pd *pd;\n+\tuint32_t pd_num;\n+\tstruct mlx5dr_pool *stc_pool[MLX5DR_TABLE_TYPE_MAX];\n+\tstruct mlx5dr_context_common_res common_res[MLX5DR_TABLE_TYPE_MAX];\n+\tstruct mlx5dr_pattern_cache *pattern_cache;\n+\tpthread_spinlock_t ctrl_lock;\n+\tenum mlx5dr_context_flags flags;\n+\tstruct mlx5dr_send_engine *send_queue;\n+\tsize_t queues;\n+\tLIST_HEAD(table_head, mlx5dr_table) head;\n+};\n+\n+#endif /* MLX5DR_CONTEXT_H_ */\n", "prefixes": [ "v2", "13/19" ] }