Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/117472/?format=api
{ "id": 117472, "url": "https://patches.dpdk.org/api/patches/117472/?format=api", "web_url": "https://patches.dpdk.org/project/dpdk/patch/20221006150325.660-9-valex@nvidia.com/", "project": { "id": 1, "url": "https://patches.dpdk.org/api/projects/1/?format=api", "name": "DPDK", "link_name": "dpdk", "list_id": "dev.dpdk.org", "list_email": "dev@dpdk.org", "web_url": "http://core.dpdk.org", "scm_url": "git://dpdk.org/dpdk", "webscm_url": "http://git.dpdk.org/dpdk", "list_archive_url": "https://inbox.dpdk.org/dev", "list_archive_url_format": "https://inbox.dpdk.org/dev/{}", "commit_url_format": "" }, "msgid": "<20221006150325.660-9-valex@nvidia.com>", "list_archive_url": "https://inbox.dpdk.org/dev/20221006150325.660-9-valex@nvidia.com", "date": "2022-10-06T15:03:14", "name": "[v2,08/19] net/mlx5: Remove stub HWS support", "commit_ref": null, "pull_url": null, "state": "superseded", "archived": true, "hash": "1296519eb627a924bfa1125c37d426b25290c706", "submitter": { "id": 2858, "url": "https://patches.dpdk.org/api/people/2858/?format=api", "name": "Alex Vesker", "email": "valex@nvidia.com" }, "delegate": { "id": 3268, "url": "https://patches.dpdk.org/api/users/3268/?format=api", "username": "rasland", "first_name": "Raslan", "last_name": "Darawsheh", "email": "rasland@nvidia.com" }, "mbox": "https://patches.dpdk.org/project/dpdk/patch/20221006150325.660-9-valex@nvidia.com/mbox/", "series": [ { "id": 25012, "url": "https://patches.dpdk.org/api/series/25012/?format=api", "web_url": "https://patches.dpdk.org/project/dpdk/list/?series=25012", "date": "2022-10-06T15:03:06", "name": "net/mlx5: Add HW steering low level support", "version": 2, "mbox": "https://patches.dpdk.org/series/25012/mbox/" } ], "comments": "https://patches.dpdk.org/api/patches/117472/comments/", "check": "success", "checks": "https://patches.dpdk.org/api/patches/117472/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<dev-bounces@dpdk.org>", "X-Original-To": "patchwork@inbox.dpdk.org", "Delivered-To": "patchwork@inbox.dpdk.org", "Received": [ "from mails.dpdk.org (mails.dpdk.org [217.70.189.124])\n\tby inbox.dpdk.org (Postfix) with ESMTP id 12CEAA00C2;\n\tThu, 6 Oct 2022 17:05:49 +0200 (CEST)", "from [217.70.189.124] (localhost [127.0.0.1])\n\tby mails.dpdk.org (Postfix) with ESMTP id 1865542CCB;\n\tThu, 6 Oct 2022 17:04:38 +0200 (CEST)", "from NAM11-BN8-obe.outbound.protection.outlook.com\n (mail-bn8nam11on2041.outbound.protection.outlook.com [40.107.236.41])\n by mails.dpdk.org (Postfix) with ESMTP id 7432C42CCB\n for <dev@dpdk.org>; Thu, 6 Oct 2022 17:04:35 +0200 (CEST)", "from BN8PR03CA0033.namprd03.prod.outlook.com (2603:10b6:408:94::46)\n by DS7PR12MB5813.namprd12.prod.outlook.com (2603:10b6:8:75::15) with\n Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5676.32; Thu, 6 Oct\n 2022 15:04:33 +0000", "from BN8NAM11FT005.eop-nam11.prod.protection.outlook.com\n (2603:10b6:408:94:cafe::86) by BN8PR03CA0033.outlook.office365.com\n (2603:10b6:408:94::46) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5676.26 via Frontend\n Transport; Thu, 6 Oct 2022 15:04:33 +0000", "from mail.nvidia.com (216.228.117.160) by\n BN8NAM11FT005.mail.protection.outlook.com (10.13.176.69) with Microsoft SMTP\n Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n 15.20.5709.10 via Frontend Transport; Thu, 6 Oct 2022 15:04:32 +0000", "from rnnvmail201.nvidia.com (10.129.68.8) by mail.nvidia.com\n (10.129.200.66) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.26; Thu, 6 Oct 2022\n 08:04:06 -0700", "from nvidia.com (10.126.230.35) by rnnvmail201.nvidia.com\n (10.129.68.8) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.29; Thu, 6 Oct 2022\n 08:04:02 -0700" ], "ARC-Seal": "i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none;\n b=aCKdz6BilUDMtwSSjhSRuNfFhq8fBQA9swJKKivvGiNKW+ADjshHXTlAnWqdorQV2mWdQxw8xnleaekzyXXaPBDcXfcmhoIkfTn+o7i2RhfkOi4X2efSklo4S/pFKkvKZ1XWifc9Dc/w4PxOm+9UcYew/Qq1zRllgPhAnAz0wi5fFLetmIiFhIP/EgA8Xx5LrGYJtqFWU6w811V8XPeq7l4H2RB3KvzCyT8GXJkZy7Uc69Gy6mXj/tM0v2u3h+XCRvFs5mNEC2S+ZFgtMnYJFeAirLlGpRdpV1T5RJYpLgU5BdLX0jpSC1EQ0GmE9VJToKq0TWne4Qpsmo2bHsCFGA==", "ARC-Message-Signature": "i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;\n s=arcselector9901;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;\n bh=P/gQUecjmUIXcFxGyiQCISSL3PpZkXQ3e1+ugN/Zmdg=;\n b=LiynMpRPETIu8unDhnEbUlYWCi0tObFex04Q8gFsFqEwmv4H3m1+EhsHmBIda/2SqgZjusHdkU4Korwlzjyrr7KuGvAgMSs0clFrHG4fzJ+KPkNfISRXkUqihyFFhpqdwt4d+9Qzgo+XxyHbafF8mxUThc1FXOny0NtNppi0EoOZJU0OHSwKR12hszaNITp+NUpB1x0l5brLRXc4c7KQA+Xl7f9JCZH+n06oHZfWy2PmzyvZ6p3xwWrmpR2oODGhqG14h+ciFkN9bm6bqvhb8fuJxc7PuA1KwUebHNkvTmVWlkrA6mreDLPXKNFw8b8TcbfuvvnyKy3Aya4Uf83Exw==", "ARC-Authentication-Results": "i=1; mx.microsoft.com 1; spf=pass (sender ip is\n 216.228.117.160) smtp.rcpttodomain=monjalon.net smtp.mailfrom=nvidia.com;\n dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com;\n dkim=none (message not signed); arc=none", "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com;\n s=selector2;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=P/gQUecjmUIXcFxGyiQCISSL3PpZkXQ3e1+ugN/Zmdg=;\n b=pdHjsMPCAlspwQ92YLcDeVPD0mzApvPgHYWFrClBvsdeySwIYg2qpvDS4y/N+a+Cmk5phmXP7+yejaFKGgHLFyDZlOFoqUSw+XS32Y+SnrzH8JzFk6gpJhwVMAHP6AlNCiUYEbyxDq7c8cDFWwm6xkJlMiT31DdcGP9u255vI1c7OtJTffI3pMkwhgnoXKnNpfTsfTWbFYfvOyu75sBpIISNq9bGH0KokcUrnv8cM3yUGGhmGUzbdqU2iQGtzRazSh+wMZrMK5iMjrubLKSgGvzddm7zSbxHtlgaZOsz9KFt85XKNjyC1dQXPTYTnZGNMZ3FS4kayp9hs1m6zRNYoQ==", "X-MS-Exchange-Authentication-Results": "spf=pass (sender IP is 216.228.117.160)\n smtp.mailfrom=nvidia.com;\n dkim=none (message not signed)\n header.d=none;dmarc=pass action=none header.from=nvidia.com;", "Received-SPF": "Pass (protection.outlook.com: domain of nvidia.com designates\n 216.228.117.160 as permitted sender) receiver=protection.outlook.com;\n client-ip=216.228.117.160; helo=mail.nvidia.com; pr=C", "From": "Alex Vesker <valex@nvidia.com>", "To": "<valex@nvidia.com>, <viacheslavo@nvidia.com>, <thomas@monjalon.net>,\n <suanmingm@nvidia.com>, Matan Azrad <matan@nvidia.com>", "CC": "<dev@dpdk.org>, <orika@nvidia.com>", "Subject": "[v2 08/19] net/mlx5: Remove stub HWS support", "Date": "Thu, 6 Oct 2022 18:03:14 +0300", "Message-ID": "<20221006150325.660-9-valex@nvidia.com>", "X-Mailer": "git-send-email 2.18.1", "In-Reply-To": "<20221006150325.660-1-valex@nvidia.com>", "References": "<20220922190345.394-1-valex@nvidia.com>\n <20221006150325.660-1-valex@nvidia.com>", "MIME-Version": "1.0", "Content-Type": "text/plain", "X-Originating-IP": "[10.126.230.35]", "X-ClientProxiedBy": "rnnvmail202.nvidia.com (10.129.68.7) To\n rnnvmail201.nvidia.com (10.129.68.8)", "X-EOPAttributedMessage": "0", "X-MS-PublicTrafficType": "Email", "X-MS-TrafficTypeDiagnostic": "BN8NAM11FT005:EE_|DS7PR12MB5813:EE_", "X-MS-Office365-Filtering-Correlation-Id": "54008cfb-75f3-4253-234c-08daa7ac139f", "X-LD-Processed": "43083d15-7273-40c1-b7db-39efd9ccc17a,ExtAddr", "X-MS-Exchange-SenderADCheck": "1", "X-MS-Exchange-AntiSpam-Relay": "0", "X-Microsoft-Antispam": "BCL:0;", "X-Microsoft-Antispam-Message-Info": "\n kZKwP81spDyDS5Siu5FNw9hgri//QiDpqz5aaxKy0+4PLlHntCQpu9ThOMChwYUvxQV5zs76uJZZrHoZzze07/+TbgVsur7KIfJJbedy4gSXwLaV7BCv4sAK2HolznyEypdmmkyv+Hl0VfouHKfa3/j0FuNhc4yMufGF+6Dh6enpWqp413ARY1d4ynYl8KTJvkKZMSe8NhkIyJlmgodGZg9jxXMz5u6dxCgWPvdL2+dttvCTHfy9OkPfjSQbTLJqZcQY+HhbMsW3u2xNI2puCURNIQ0A4lMHtkYYwaqgSnz5AkA+Gv6Rr4hn6bxInD3PsM1pNhvM7DvwbAUtFJatjId/CsFfaNOHcb4eHv5FTtmMU7AbyB9se4njIdHdSTEIyrRLcq/Ax3fyd3j4MGskZj/W9PyB0HRBXQy7N+xKjYmW43i7fCKhBAqnjlXp+PcPbZkw6fX8CwVvspE/cm+I8XE9xMlAaozK4cfrzJ8l8nBtd/wceEjFf/dlHtAyLC13Gs6TMcWw2W0zwBcJ1DnlNUhv1IFNBdH9sKx83jfK+8TYVBezm5Zqzu3uSXR/ooJciVF6FtEPKu30p0D8EHfESSlM8HQoZjeA23aotnIaidYcpMs5YNFUb68BiojWtmss4TGuAFKqEiHFf/oUrGEefuAxOyf3BvZ39pNywAvR1gzFIN9trmInUUwO8MVKQS69FzDVPyiZjdokM2KiEdkA6ndMqtLtS6nNyi2lpBC4DtEgi+d8g1CkTyg2+8YuQyqTHYH465dC7plfIMSBLLqE3Q==", "X-Forefront-Antispam-Report": "CIP:216.228.117.160; CTRY:US; LANG:en; SCL:1;\n SRV:;\n IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:dc6edge1.nvidia.com; CAT:NONE;\n SFS:(13230022)(4636009)(39860400002)(396003)(136003)(346002)(376002)(451199015)(40470700004)(36840700001)(46966006)(2906002)(70206006)(70586007)(82310400005)(41300700001)(54906003)(5660300002)(36756003)(316002)(478600001)(8676002)(110136005)(4326008)(40480700001)(86362001)(6636002)(356005)(6666004)(7696005)(82740400003)(26005)(107886003)(6286002)(55016003)(16526019)(8936002)(336012)(47076005)(426003)(1076003)(2616005)(40460700003)(30864003)(186003)(83380400001)(36860700001)(7636003);\n DIR:OUT; SFP:1101;", "X-OriginatorOrg": "Nvidia.com", "X-MS-Exchange-CrossTenant-OriginalArrivalTime": "06 Oct 2022 15:04:32.9725 (UTC)", "X-MS-Exchange-CrossTenant-Network-Message-Id": "\n 54008cfb-75f3-4253-234c-08daa7ac139f", "X-MS-Exchange-CrossTenant-Id": "43083d15-7273-40c1-b7db-39efd9ccc17a", "X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp": "\n TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.117.160];\n Helo=[mail.nvidia.com]", "X-MS-Exchange-CrossTenant-AuthSource": "\n BN8NAM11FT005.eop-nam11.prod.protection.outlook.com", "X-MS-Exchange-CrossTenant-AuthAs": "Anonymous", "X-MS-Exchange-CrossTenant-FromEntityHeader": "HybridOnPrem", "X-MS-Exchange-Transport-CrossTenantHeadersStamped": "DS7PR12MB5813", "X-BeenThere": "dev@dpdk.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "DPDK patches and discussions <dev.dpdk.org>", "List-Unsubscribe": "<https://mails.dpdk.org/options/dev>,\n <mailto:dev-request@dpdk.org?subject=unsubscribe>", "List-Archive": "<http://mails.dpdk.org/archives/dev/>", "List-Post": "<mailto:dev@dpdk.org>", "List-Help": "<mailto:dev-request@dpdk.org?subject=help>", "List-Subscribe": "<https://mails.dpdk.org/listinfo/dev>,\n <mailto:dev-request@dpdk.org?subject=subscribe>", "Errors-To": "dev-bounces@dpdk.org" }, "content": "This change brakes compilation, which is bad, but it will\nbe fixed for the final submission.\n\nSigned-off-by: Alex Vesker <valex@nvidia.com>\n---\n drivers/net/mlx5/meson.build | 1 -\n drivers/net/mlx5/mlx5.h | 1 -\n drivers/net/mlx5/mlx5_dr.c | 383 -----------------------------\n drivers/net/mlx5/mlx5_dr.h | 456 -----------------------------------\n 4 files changed, 841 deletions(-)\n delete mode 100644 drivers/net/mlx5/mlx5_dr.c\n delete mode 100644 drivers/net/mlx5/mlx5_dr.h", "diff": "diff --git a/drivers/net/mlx5/meson.build b/drivers/net/mlx5/meson.build\nindex 6a84d96380..c7ddd4b65c 100644\n--- a/drivers/net/mlx5/meson.build\n+++ b/drivers/net/mlx5/meson.build\n@@ -14,7 +14,6 @@ sources = files(\n 'mlx5.c',\n 'mlx5_ethdev.c',\n 'mlx5_flow.c',\n- 'mlx5_dr.c',\n 'mlx5_flow_meter.c',\n 'mlx5_flow_dv.c',\n 'mlx5_flow_hw.c',\ndiff --git a/drivers/net/mlx5/mlx5.h b/drivers/net/mlx5/mlx5.h\nindex ea63c29bf9..29657ab273 100644\n--- a/drivers/net/mlx5/mlx5.h\n+++ b/drivers/net/mlx5/mlx5.h\n@@ -34,7 +34,6 @@\n #include \"mlx5_os.h\"\n #include \"mlx5_autoconf.h\"\n #if defined(HAVE_IBV_FLOW_DV_SUPPORT) || !defined(HAVE_INFINIBAND_VERBS_H)\n-#include \"mlx5_dr.h\"\n #endif\n \n #define MLX5_SH(dev) (((struct mlx5_priv *)(dev)->data->dev_private)->sh)\ndiff --git a/drivers/net/mlx5/mlx5_dr.c b/drivers/net/mlx5/mlx5_dr.c\ndeleted file mode 100644\nindex 7218708986..0000000000\n--- a/drivers/net/mlx5/mlx5_dr.c\n+++ /dev/null\n@@ -1,383 +0,0 @@\n-/* SPDX-License-Identifier: BSD-3-Clause\n- * Copyright (c) 2021 NVIDIA CORPORATION. All rights reserved.\n- */\n-#include <rte_flow.h>\n-\n-#include \"mlx5_defs.h\"\n-#if defined(HAVE_IBV_FLOW_DV_SUPPORT) || !defined(HAVE_INFINIBAND_VERBS_H)\n-#include \"mlx5_dr.h\"\n-\n-/*\n- * The following null stubs are prepared in order not to break the linkage\n- * before the HW steering low-level implementation is added.\n- */\n-\n-/* Open a context used for direct rule insertion using hardware steering.\n- * Each context can contain multiple tables of different types.\n- *\n- * @param[in] ibv_ctx\n- *\tThe ibv context to used for HWS.\n- * @param[in] attr\n- *\tAttributes used for context open.\n- * @return pointer to mlx5dr_context on success NULL otherwise.\n- */\n-__rte_weak struct mlx5dr_context *\n-mlx5dr_context_open(void *ibv_ctx,\n-\t\t struct mlx5dr_context_attr *attr)\n-{\n-\t(void)ibv_ctx;\n-\t(void)attr;\n-\treturn NULL;\n-}\n-\n-/* Close a context used for direct hardware steering.\n- *\n- * @param[in] ctx\n- *\tmlx5dr context to close.\n- * @return zero on success non zero otherwise.\n- */\n-__rte_weak int\n-mlx5dr_context_close(struct mlx5dr_context *ctx)\n-{\n-\t(void)ctx;\n-\treturn 0;\n-}\n-\n-/* Create a new direct rule table. Each table can contain multiple matchers.\n- *\n- * @param[in] ctx\n- *\tThe context in which the new table will be opened.\n- * @param[in] attr\n- *\tAttributes used for table creation.\n- * @return pointer to mlx5dr_table on success NULL otherwise.\n- */\n-__rte_weak struct mlx5dr_table *\n-mlx5dr_table_create(struct mlx5dr_context *ctx,\n-\t\t struct mlx5dr_table_attr *attr)\n-{\n-\t(void)ctx;\n-\t(void)attr;\n-\treturn NULL;\n-}\n-\n-/* Destroy direct rule table.\n- *\n- * @param[in] tbl\n- *\tmlx5dr table to destroy.\n- * @return zero on success non zero otherwise.\n- */\n-__rte_weak int mlx5dr_table_destroy(struct mlx5dr_table *tbl)\n-{\n-\t(void)tbl;\n-\treturn 0;\n-}\n-\n-/* Create new match template based on items mask, the match template\n- * will be used for matcher creation.\n- *\n- * @param[in] items\n- *\tDescribe the mask for template creation\n- * @param[in] flags\n- *\tTemplate creation flags\n- * @return pointer to mlx5dr_match_template on success NULL otherwise\n- */\n-__rte_weak struct mlx5dr_match_template *\n-mlx5dr_match_template_create(const struct rte_flow_item items[],\n-\t\t\t enum mlx5dr_match_template_flags flags)\n-{\n-\t(void)items;\n-\t(void)flags;\n-\treturn NULL;\n-}\n-\n-/* Destroy match template.\n- *\n- * @param[in] mt\n- *\tMatch template to destroy.\n- * @return zero on success non zero otherwise.\n- */\n-__rte_weak int\n-mlx5dr_match_template_destroy(struct mlx5dr_match_template *mt)\n-{\n-\t(void)mt;\n-\treturn 0;\n-}\n-\n-/* Create a new direct rule matcher. Each matcher can contain multiple rules.\n- * Matchers on the table will be processed by priority. Matching fields and\n- * mask are described by the match template. In some cases multiple match\n- * templates can be used on the same matcher.\n- *\n- * @param[in] table\n- *\tThe table in which the new matcher will be opened.\n- * @param[in] mt\n- *\tArray of match templates to be used on matcher.\n- * @param[in] num_of_mt\n- *\tNumber of match templates in mt array.\n- * @param[in] attr\n- *\tAttributes used for matcher creation.\n- * @return pointer to mlx5dr_matcher on success NULL otherwise.\n- */\n-__rte_weak struct mlx5dr_matcher *\n-mlx5dr_matcher_create(struct mlx5dr_table *table __rte_unused,\n-\t\t struct mlx5dr_match_template *mt[] __rte_unused,\n-\t\t uint8_t num_of_mt __rte_unused,\n-\t\t struct mlx5dr_matcher_attr *attr __rte_unused)\n-{\n-\treturn NULL;\n-}\n-\n-/* Destroy direct rule matcher.\n- *\n- * @param[in] matcher\n- *\tMatcher to destroy.\n- * @return zero on success non zero otherwise.\n- */\n-__rte_weak int\n-mlx5dr_matcher_destroy(struct mlx5dr_matcher *matcher __rte_unused)\n-{\n-\treturn 0;\n-}\n-\n-/* Enqueue create rule operation.\n- *\n- * @param[in] matcher\n- *\tThe matcher in which the new rule will be created.\n- * @param[in] mt_idx\n- *\tMatch template index to create the rule with.\n- * @param[in] items\n- *\tThe items used for the value matching.\n- * @param[in] rule_actions\n- *\tRule action to be executed on match.\n- * @param[in] num_of_actions\n- *\tNumber of rule actions.\n- * @param[in] attr\n- *\tRule creation attributes.\n- * @param[in, out] rule_handle\n- *\tA valid rule handle. The handle doesn't require any initialization.\n- * @return zero on successful enqueue non zero otherwise.\n- */\n-__rte_weak int\n-mlx5dr_rule_create(struct mlx5dr_matcher *matcher __rte_unused,\n-\t\t uint8_t mt_idx __rte_unused,\n-\t\t const struct rte_flow_item items[] __rte_unused,\n-\t\t struct mlx5dr_rule_action rule_actions[] __rte_unused,\n-\t\t uint8_t num_of_actions __rte_unused,\n-\t\t struct mlx5dr_rule_attr *attr __rte_unused,\n-\t\t struct mlx5dr_rule *rule_handle __rte_unused)\n-{\n-\treturn 0;\n-}\n-\n-/* Enqueue destroy rule operation.\n- *\n- * @param[in] rule\n- *\tThe rule destruction to enqueue.\n- * @param[in] attr\n- *\tRule destruction attributes.\n- * @return zero on successful enqueue non zero otherwise.\n- */\n-__rte_weak int\n-mlx5dr_rule_destroy(struct mlx5dr_rule *rule __rte_unused,\n-\t\t struct mlx5dr_rule_attr *attr __rte_unused)\n-{\n-\treturn 0;\n-}\n-\n-/* Create direct rule drop action.\n- *\n- * @param[in] ctx\n- *\tThe context in which the new action will be created.\n- * @param[in] flags\n- *\tAction creation flags. (enum mlx5dr_action_flags)\n- * @return pointer to mlx5dr_action on success NULL otherwise.\n- */\n-__rte_weak struct mlx5dr_action *\n-mlx5dr_action_create_dest_drop(struct mlx5dr_context *ctx __rte_unused,\n-\t\t\t uint32_t flags __rte_unused)\n-{\n-\treturn NULL;\n-}\n-\n-/* Create direct rule default miss action.\n- * Defaults are RX: Drop TX: Wire.\n- *\n- * @param[in] ctx\n- *\tThe context in which the new action will be created.\n- * @param[in] flags\n- *\tAction creation flags. (enum mlx5dr_action_flags)\n- * @return pointer to mlx5dr_action on success NULL otherwise.\n- */\n-__rte_weak struct mlx5dr_action *\n-mlx5dr_action_create_default_miss(struct mlx5dr_context *ctx __rte_unused,\n-\t\t\t\t uint32_t flags __rte_unused)\n-{\n-\treturn NULL;\n-}\n-\n-/* Create direct rule goto table action.\n- *\n- * @param[in] ctx\n- *\tThe context in which the new action will be created.\n- * @param[in] tbl\n- *\tDestination table.\n- * @param[in] flags\n- *\tAction creation flags. (enum mlx5dr_action_flags)\n- * @return pointer to mlx5dr_action on success NULL otherwise.\n- */\n-__rte_weak struct mlx5dr_action *\n-mlx5dr_action_create_dest_table(struct mlx5dr_context *ctx __rte_unused,\n-\t\t\t\tstruct mlx5dr_table *tbl __rte_unused,\n-\t\t\t\tuint32_t flags __rte_unused)\n-{\n-\treturn NULL;\n-}\n-\n-/* Create direct rule goto TIR action.\n- *\n- * @param[in] ctx\n- *\tThe context in which the new action will be created.\n- * @param[in] obj\n- *\tDirect rule TIR devx object.\n- * @param[in] flags\n- *\tAction creation flags. (enum mlx5dr_action_flags)\n- * @return pointer to mlx5dr_action on success NULL otherwise.\n- */\n-__rte_weak struct mlx5dr_action *\n-mlx5dr_action_create_dest_tir(struct mlx5dr_context *ctx __rte_unused,\n-\t\t\t struct mlx5dr_devx_obj *obj __rte_unused,\n-\t\t\t uint32_t flags __rte_unused)\n-{\n-\treturn NULL;\n-}\n-\n-/* Create direct rule TAG action.\n- *\n- * @param[in] ctx\n- *\tThe context in which the new action will be created.\n- * @param[in] flags\n- *\tAction creation flags. (enum mlx5dr_action_flags)\n- * @return pointer to mlx5dr_action on success NULL otherwise.\n- */\n-__rte_weak struct mlx5dr_action *\n-mlx5dr_action_create_tag(struct mlx5dr_context *ctx __rte_unused,\n-\t\t\t uint32_t flags __rte_unused)\n-{\n-\treturn NULL;\n-}\n-\n-/* Create direct rule counter action.\n- *\n- * @param[in] ctx\n- *\tThe context in which the new action will be created.\n- * @param[in] obj\n- *\tDirect rule counter devx object.\n- * @param[in] flags\n- *\tAction creation flags. (enum mlx5dr_action_flags)\n- * @return pointer to mlx5dr_action on success NULL otherwise.\n- */\n-__rte_weak struct mlx5dr_action *\n-mlx5dr_action_create_counter(struct mlx5dr_context *ctx,\n-\t\t\t struct mlx5dr_devx_obj *obj,\n-\t\t\t uint32_t flags);\n-\n-/* Create direct rule reformat action.\n- *\n- * @param[in] ctx\n- *\tThe context in which the new action will be created.\n- * @param[in] reformat_type\n- *\tType of reformat.\n- * @param[in] data_sz\n- *\tSize in bytes of data.\n- * @param[in] inline_data\n- *\tHeader data array in case of inline action.\n- * @param[in] log_bulk_size\n- *\tNumber of unique values used with this pattern.\n- * @param[in] flags\n- *\tAction creation flags. (enum mlx5dr_action_flags)\n- * @return pointer to mlx5dr_action on success NULL otherwise.\n- */\n-__rte_weak struct mlx5dr_action *\n-mlx5dr_action_create_reformat(struct mlx5dr_context *ctx __rte_unused,\n-\t enum mlx5dr_action_reformat_type reformat_type __rte_unused,\n-\t\t\t size_t data_sz __rte_unused,\n-\t\t\t void *inline_data __rte_unused,\n-\t\t\t uint32_t log_bulk_size __rte_unused,\n-\t\t\t uint32_t flags __rte_unused)\n-{\n-\treturn NULL;\n-}\n-\n-/* Create direct rule modify header action.\n- *\n- * @param[in] ctx\n- *\tThe context in which the new action will be created.\n- * @param[in] pattern_sz\n- *\tByte size of the pattern array.\n- * @param[in] pattern\n- *\tPRM format modify pattern action array.\n- * @param[in] log_bulk_size\n- *\tNumber of unique values used with this pattern.\n- * @param[in] flags\n- *\tAction creation flags. (enum mlx5dr_action_flags)\n- * @return pointer to mlx5dr_action on success NULL otherwise.\n- */\n-__rte_weak struct mlx5dr_action *\n-mlx5dr_action_create_modify_header(struct mlx5dr_context *ctx,\n-\t\t\t\t size_t pattern_sz,\n-\t\t\t\t rte_be64_t pattern[],\n-\t\t\t\t uint32_t log_bulk_size,\n-\t\t\t\t uint32_t flags);\n-\n-/* Destroy direct rule action.\n- *\n- * @param[in] action\n- *\tThe action to destroy.\n- * @return zero on success non zero otherwise.\n- */\n-__rte_weak int\n-mlx5dr_action_destroy(struct mlx5dr_action *action __rte_unused)\n-{\n-\treturn 0;\n-}\n-\n-/* Poll queue for rule creation and deletions completions.\n- *\n- * @param[in] ctx\n- *\tThe context to which the queue belong to.\n- * @param[in] queue_id\n- *\tThe id of the queue to poll.\n- * @param[in, out] res\n- *\tCompletion array.\n- * @param[in] res_nb\n- *\tMaximum number of results to return.\n- * @return negative number on failure, the number of completions otherwise.\n- */\n-__rte_weak int\n-mlx5dr_send_queue_poll(struct mlx5dr_context *ctx __rte_unused,\n-\t\t uint16_t queue_id __rte_unused,\n-\t\t struct rte_flow_op_result res[] __rte_unused,\n-\t\t uint32_t res_nb __rte_unused)\n-{\n-\treturn 0;\n-}\n-\n-/* Perform an action on the queue\n- *\n- * @param[in] ctx\n- *\tThe context to which the queue belong to.\n- * @param[in] queue_id\n- *\tThe id of the queue to perform the action on.\n- * @param[in] actions\n- *\tActions to perform on the queue. (enum mlx5dr_send_queue_actions)\n- * @return zero on success non zero otherwise.\n- */\n-__rte_weak int\n-mlx5dr_send_queue_action(struct mlx5dr_context *ctx __rte_unused,\n-\t\t\t uint16_t queue_id __rte_unused,\n-\t\t\t uint32_t actions __rte_unused)\n-{\n-\treturn 0;\n-}\n-\n-#endif\ndiff --git a/drivers/net/mlx5/mlx5_dr.h b/drivers/net/mlx5/mlx5_dr.h\ndeleted file mode 100644\nindex d0b2c15652..0000000000\n--- a/drivers/net/mlx5/mlx5_dr.h\n+++ /dev/null\n@@ -1,456 +0,0 @@\n-/* SPDX-License-Identifier: BSD-3-Clause\n- * Copyright (c) 2021 NVIDIA CORPORATION. All rights reserved.\n- */\n-\n-#ifndef MLX5_DR_H_\n-#define MLX5_DR_H_\n-\n-#include <rte_flow.h>\n-\n-struct mlx5dr_context;\n-struct mlx5dr_table;\n-struct mlx5dr_matcher;\n-struct mlx5dr_rule;\n-\n-enum mlx5dr_table_type {\n-\tMLX5DR_TABLE_TYPE_NIC_RX,\n-\tMLX5DR_TABLE_TYPE_NIC_TX,\n-\tMLX5DR_TABLE_TYPE_FDB,\n-\tMLX5DR_TABLE_TYPE_MAX,\n-};\n-\n-enum mlx5dr_matcher_resource_mode {\n-\t/* Allocate resources based on number of rules with minimal failure probability */\n-\tMLX5DR_MATCHER_RESOURCE_MODE_RULE,\n-\t/* Allocate fixed size hash table based on given column and rows */\n-\tMLX5DR_MATCHER_RESOURCE_MODE_HTABLE,\n-};\n-\n-enum mlx5dr_action_flags {\n-\tMLX5DR_ACTION_FLAG_ROOT_RX = 1 << 0,\n-\tMLX5DR_ACTION_FLAG_ROOT_TX = 1 << 1,\n-\tMLX5DR_ACTION_FLAG_ROOT_FDB = 1 << 2,\n-\tMLX5DR_ACTION_FLAG_HWS_RX = 1 << 3,\n-\tMLX5DR_ACTION_FLAG_HWS_TX = 1 << 4,\n-\tMLX5DR_ACTION_FLAG_HWS_FDB = 1 << 5,\n-\tMLX5DR_ACTION_FLAG_INLINE = 1 << 6,\n-};\n-\n-enum mlx5dr_action_reformat_type {\n-\tMLX5DR_ACTION_REFORMAT_TYPE_TNL_L2_TO_L2,\n-\tMLX5DR_ACTION_REFORMAT_TYPE_L2_TO_TNL_L2,\n-\tMLX5DR_ACTION_REFORMAT_TYPE_TNL_L3_TO_L2,\n-\tMLX5DR_ACTION_REFORMAT_TYPE_L2_TO_TNL_L3,\n-};\n-\n-enum mlx5dr_match_template_flags {\n-\t/* Allow relaxed matching by skipping derived dependent match fields. */\n-\tMLX5DR_MATCH_TEMPLATE_FLAG_RELAXED_MATCH = 1,\n-};\n-\n-enum mlx5dr_send_queue_actions {\n-\t/* Start executing all pending queued rules and write to HW */\n-\tMLX5DR_SEND_QUEUE_ACTION_DRAIN = 1 << 0,\n-};\n-\n-struct mlx5dr_context_attr {\n-\tuint16_t queues;\n-\tuint16_t queue_size;\n-\tsize_t initial_log_ste_memory;\n-\t/* Optional PD used for allocating res ources */\n-\tstruct ibv_pd *pd;\n-};\n-\n-struct mlx5dr_table_attr {\n-\tenum mlx5dr_table_type type;\n-\tuint32_t level;\n-};\n-\n-struct mlx5dr_matcher_attr {\n-\tuint32_t priority;\n-\tenum mlx5dr_matcher_resource_mode mode;\n-\tunion {\n-\t\tstruct {\n-\t\t\tuint8_t sz_row_log;\n-\t\t\tuint8_t sz_col_log;\n-\t\t} table;\n-\n-\t\tstruct {\n-\t\t\tuint8_t num_log;\n-\t\t} rule;\n-\t};\n-};\n-\n-struct mlx5dr_rule_attr {\n-\tuint16_t queue_id;\n-\tvoid *user_data;\n-\tuint32_t burst:1;\n-};\n-\n-struct mlx5dr_devx_obj {\n-\tstruct mlx5dv_devx_obj *obj;\n-\tuint32_t id;\n-};\n-\n-struct mlx5dr_rule_action {\n-\tstruct mlx5dr_action *action;\n-\tunion {\n-\t\tstruct {\n-\t\t\tuint32_t value;\n-\t\t} tag;\n-\n-\t\tstruct {\n-\t\t\tuint32_t offset;\n-\t\t} counter;\n-\n-\t\tstruct {\n-\t\t\tuint32_t offset;\n-\t\t\tuint8_t *data;\n-\t\t} modify_header;\n-\n-\t\tstruct {\n-\t\t\tuint32_t offset;\n-\t\t\tuint8_t *data;\n-\t\t} reformat;\n-\n-\t\tstruct {\n-\t\t\trte_be32_t vlan_hdr;\n-\t\t} push_vlan;\n-\t};\n-};\n-\n-enum {\n-\tMLX5DR_MATCH_TAG_SZ = 32,\n-\tMLX5DR_JAMBO_TAG_SZ = 44,\n-};\n-\n-enum mlx5dr_rule_status {\n-\tMLX5DR_RULE_STATUS_UNKNOWN,\n-\tMLX5DR_RULE_STATUS_CREATING,\n-\tMLX5DR_RULE_STATUS_CREATED,\n-\tMLX5DR_RULE_STATUS_DELETING,\n-\tMLX5DR_RULE_STATUS_DELETED,\n-\tMLX5DR_RULE_STATUS_FAILED,\n-};\n-\n-struct mlx5dr_rule {\n-\tstruct mlx5dr_matcher *matcher;\n-\tunion {\n-\t\tuint8_t match_tag[MLX5DR_MATCH_TAG_SZ];\n-\t\tstruct ibv_flow *flow;\n-\t};\n-\tenum mlx5dr_rule_status status;\n-\tuint32_t rtc_used; /* The RTC into which the STE was inserted */\n-};\n-\n-/* Open a context used for direct rule insertion using hardware steering.\n- * Each context can contain multiple tables of different types.\n- *\n- * @param[in] ibv_ctx\n- *\tThe ibv context to used for HWS.\n- * @param[in] attr\n- *\tAttributes used for context open.\n- * @return pointer to mlx5dr_context on success NULL otherwise.\n- */\n-struct mlx5dr_context *\n-mlx5dr_context_open(void *ibv_ctx,\n-\t\t struct mlx5dr_context_attr *attr);\n-\n-/* Close a context used for direct hardware steering.\n- *\n- * @param[in] ctx\n- *\tmlx5dr context to close.\n- * @return zero on success non zero otherwise.\n- */\n-int mlx5dr_context_close(struct mlx5dr_context *ctx);\n-\n-/* Create a new direct rule table. Each table can contain multiple matchers.\n- *\n- * @param[in] ctx\n- *\tThe context in which the new table will be opened.\n- * @param[in] attr\n- *\tAttributes used for table creation.\n- * @return pointer to mlx5dr_table on success NULL otherwise.\n- */\n-struct mlx5dr_table *\n-mlx5dr_table_create(struct mlx5dr_context *ctx,\n-\t\t struct mlx5dr_table_attr *attr);\n-\n-/* Destroy direct rule table.\n- *\n- * @param[in] tbl\n- *\tmlx5dr table to destroy.\n- * @return zero on success non zero otherwise.\n- */\n-int mlx5dr_table_destroy(struct mlx5dr_table *tbl);\n-\n-/* Create new match template based on items mask, the match template\n- * will be used for matcher creation.\n- *\n- * @param[in] items\n- *\tDescribe the mask for template creation\n- * @param[in] flags\n- *\tTemplate creation flags\n- * @return pointer to mlx5dr_match_template on success NULL otherwise\n- */\n-struct mlx5dr_match_template *\n-mlx5dr_match_template_create(const struct rte_flow_item items[],\n-\t\t\t enum mlx5dr_match_template_flags flags);\n-\n-/* Destroy match template.\n- *\n- * @param[in] mt\n- *\tMatch template to destroy.\n- * @return zero on success non zero otherwise.\n- */\n-int mlx5dr_match_template_destroy(struct mlx5dr_match_template *mt);\n-\n-/* Create a new direct rule matcher. Each matcher can contain multiple rules.\n- * Matchers on the table will be processed by priority. Matching fields and\n- * mask are described by the match template. In some cases multiple match\n- * templates can be used on the same matcher.\n- *\n- * @param[in] table\n- *\tThe table in which the new matcher will be opened.\n- * @param[in] mt\n- *\tArray of match templates to be used on matcher.\n- * @param[in] num_of_mt\n- *\tNumber of match templates in mt array.\n- * @param[in] attr\n- *\tAttributes used for matcher creation.\n- * @return pointer to mlx5dr_matcher on success NULL otherwise.\n- */\n-struct mlx5dr_matcher *\n-mlx5dr_matcher_create(struct mlx5dr_table *table,\n-\t\t struct mlx5dr_match_template *mt[],\n-\t\t uint8_t num_of_mt,\n-\t\t struct mlx5dr_matcher_attr *attr);\n-\n-/* Destroy direct rule matcher.\n- *\n- * @param[in] matcher\n- *\tMatcher to destroy.\n- * @return zero on success non zero otherwise.\n- */\n-int mlx5dr_matcher_destroy(struct mlx5dr_matcher *matcher);\n-\n-/* Get the size of the rule handle (mlx5dr_rule) to be used on rule creation.\n- *\n- * @return size in bytes of rule handle struct.\n- */\n-size_t mlx5dr_rule_get_handle_size(void);\n-\n-/* Enqueue create rule operation.\n- *\n- * @param[in] matcher\n- *\tThe matcher in which the new rule will be created.\n- * @param[in] mt_idx\n- *\tMatch template index to create the rule with.\n- * @param[in] items\n- *\tThe items used for the value matching.\n- * @param[in] rule_actions\n- *\tRule action to be executed on match.\n- * @param[in] num_of_actions\n- *\tNumber of rule actions.\n- * @param[in] attr\n- *\tRule creation attributes.\n- * @param[in, out] rule_handle\n- *\tA valid rule handle. The handle doesn't require any initialization.\n- * @return zero on successful enqueue non zero otherwise.\n- */\n-int mlx5dr_rule_create(struct mlx5dr_matcher *matcher,\n-\t\t uint8_t mt_idx,\n-\t\t const struct rte_flow_item items[],\n-\t\t struct mlx5dr_rule_action rule_actions[],\n-\t\t uint8_t num_of_actions,\n-\t\t struct mlx5dr_rule_attr *attr,\n-\t\t struct mlx5dr_rule *rule_handle);\n-\n-/* Enqueue destroy rule operation.\n- *\n- * @param[in] rule\n- *\tThe rule destruction to enqueue.\n- * @param[in] attr\n- *\tRule destruction attributes.\n- * @return zero on successful enqueue non zero otherwise.\n- */\n-int mlx5dr_rule_destroy(struct mlx5dr_rule *rule,\n-\t\t\tstruct mlx5dr_rule_attr *attr);\n-\n-/* Create direct rule drop action.\n- *\n- * @param[in] ctx\n- *\tThe context in which the new action will be created.\n- * @param[in] flags\n- *\tAction creation flags. (enum mlx5dr_action_flags)\n- * @return pointer to mlx5dr_action on success NULL otherwise.\n- */\n-struct mlx5dr_action *\n-mlx5dr_action_create_dest_drop(struct mlx5dr_context *ctx,\n-\t\t\t uint32_t flags);\n-\n-/* Create direct rule default miss action.\n- * Defaults are RX: Drop TX: Wire.\n- *\n- * @param[in] ctx\n- *\tThe context in which the new action will be created.\n- * @param[in] flags\n- *\tAction creation flags. (enum mlx5dr_action_flags)\n- * @return pointer to mlx5dr_action on success NULL otherwise.\n- */\n-struct mlx5dr_action *\n-mlx5dr_action_create_default_miss(struct mlx5dr_context *ctx,\n-\t\t\t\t uint32_t flags);\n-\n-/* Create direct rule goto table action.\n- *\n- * @param[in] ctx\n- *\tThe context in which the new action will be created.\n- * @param[in] tbl\n- *\tDestination table.\n- * @param[in] flags\n- *\tAction creation flags. (enum mlx5dr_action_flags)\n- * @return pointer to mlx5dr_action on success NULL otherwise.\n- */\n-struct mlx5dr_action *\n-mlx5dr_action_create_dest_table(struct mlx5dr_context *ctx,\n-\t\t\t\tstruct mlx5dr_table *tbl,\n-\t\t\t\tuint32_t flags);\n-\n-/* Create direct rule goto TIR action.\n- *\n- * @param[in] ctx\n- *\tThe context in which the new action will be created.\n- * @param[in] obj\n- *\tDirect rule TIR devx object.\n- * @param[in] flags\n- *\tAction creation flags. (enum mlx5dr_action_flags)\n- * @return pointer to mlx5dr_action on success NULL otherwise.\n- */\n-struct mlx5dr_action *\n-mlx5dr_action_create_dest_tir(struct mlx5dr_context *ctx,\n-\t\t\t struct mlx5dr_devx_obj *obj,\n-\t\t\t uint32_t flags);\n-\n-/* Create direct rule TAG action.\n- *\n- * @param[in] ctx\n- *\tThe context in which the new action will be created.\n- * @param[in] flags\n- *\tAction creation flags. (enum mlx5dr_action_flags)\n- * @return pointer to mlx5dr_action on success NULL otherwise.\n- */\n-struct mlx5dr_action *\n-mlx5dr_action_create_tag(struct mlx5dr_context *ctx,\n-\t\t\t uint32_t flags);\n-\n-/* Create direct rule counter action.\n- *\n- * @param[in] ctx\n- *\tThe context in which the new action will be created.\n- * @param[in] obj\n- *\tDirect rule counter devx object.\n- * @param[in] flags\n- *\tAction creation flags. (enum mlx5dr_action_flags)\n- * @return pointer to mlx5dr_action on success NULL otherwise.\n- */\n-struct mlx5dr_action *\n-mlx5dr_action_create_counter(struct mlx5dr_context *ctx,\n-\t\t\t struct mlx5dr_devx_obj *obj,\n-\t\t\t uint32_t flags);\n-\n-/* Create direct rule reformat action.\n- *\n- * @param[in] ctx\n- *\tThe context in which the new action will be created.\n- * @param[in] reformat_type\n- *\tType of reformat.\n- * @param[in] data_sz\n- *\tSize in bytes of data.\n- * @param[in] inline_data\n- *\tHeader data array in case of inline action.\n- * @param[in] log_bulk_size\n- *\tNumber of unique values used with this pattern.\n- * @param[in] flags\n- *\tAction creation flags. (enum mlx5dr_action_flags)\n- * @return pointer to mlx5dr_action on success NULL otherwise.\n- */\n-struct mlx5dr_action *\n-mlx5dr_action_create_reformat(struct mlx5dr_context *ctx,\n-\t\t\t enum mlx5dr_action_reformat_type reformat_type,\n-\t\t\t size_t data_sz,\n-\t\t\t void *inline_data,\n-\t\t\t uint32_t log_bulk_size,\n-\t\t\t uint32_t flags);\n-\n-/* Create direct rule modify header action.\n- *\n- * @param[in] ctx\n- *\tThe context in which the new action will be created.\n- * @param[in] pattern_sz\n- *\tByte size of the pattern array.\n- * @param[in] pattern\n- *\tPRM format modify pattern action array.\n- * @param[in] log_bulk_size\n- *\tNumber of unique values used with this pattern.\n- * @param[in] flags\n- *\tAction creation flags. (enum mlx5dr_action_flags)\n- * @return pointer to mlx5dr_action on success NULL otherwise.\n- */\n-struct mlx5dr_action *\n-mlx5dr_action_create_modify_header(struct mlx5dr_context *ctx,\n-\t\t\t\t size_t pattern_sz,\n-\t\t\t\t rte_be64_t pattern[],\n-\t\t\t\t uint32_t log_bulk_size,\n-\t\t\t\t uint32_t flags);\n-\n-/* Destroy direct rule action.\n- *\n- * @param[in] action\n- *\tThe action to destroy.\n- * @return zero on success non zero otherwise.\n- */\n-int mlx5dr_action_destroy(struct mlx5dr_action *action);\n-\n-/* Poll queue for rule creation and deletions completions.\n- *\n- * @param[in] ctx\n- *\tThe context to which the queue belong to.\n- * @param[in] queue_id\n- *\tThe id of the queue to poll.\n- * @param[in, out] res\n- *\tCompletion array.\n- * @param[in] res_nb\n- *\tMaximum number of results to return.\n- * @return negative number on failure, the number of completions otherwise.\n- */\n-int mlx5dr_send_queue_poll(struct mlx5dr_context *ctx,\n-\t\t\t uint16_t queue_id,\n-\t\t\t struct rte_flow_op_result res[],\n-\t\t\t uint32_t res_nb);\n-\n-/* Perform an action on the queue\n- *\n- * @param[in] ctx\n- *\tThe context to which the queue belong to.\n- * @param[in] queue_id\n- *\tThe id of the queue to perform the action on.\n- * @param[in] actions\n- *\tActions to perform on the queue. (enum mlx5dr_send_queue_actions)\n- * @return zero on success non zero otherwise.\n- */\n-int mlx5dr_send_queue_action(struct mlx5dr_context *ctx,\n-\t\t\t uint16_t queue_id,\n-\t\t\t uint32_t actions);\n-\n-/* Dump HWS info\n- *\n- * @param[in] ctx\n- *\tThe context which to dump the info from.\n- * @param[in] f\n- *\tThe file to write the dump to.\n- * @return zero on success non zero otherwise.\n- */\n-int mlx5dr_debug_dump(struct mlx5dr_context *ctx, FILE *f);\n-\n-#endif\n", "prefixes": [ "v2", "08/19" ] }