Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/116607/?format=api
{ "id": 116607, "url": "https://patches.dpdk.org/api/patches/116607/?format=api", "web_url": "https://patches.dpdk.org/project/dpdk/patch/1663806460-45162-12-git-send-email-nicolas.chautru@intel.com/", "project": { "id": 1, "url": "https://patches.dpdk.org/api/projects/1/?format=api", "name": "DPDK", "link_name": "dpdk", "list_id": "dev.dpdk.org", "list_email": "dev@dpdk.org", "web_url": "http://core.dpdk.org", "scm_url": "git://dpdk.org/dpdk", "webscm_url": "http://git.dpdk.org/dpdk", "list_archive_url": "https://inbox.dpdk.org/dev", "list_archive_url_format": "https://inbox.dpdk.org/dev/{}", "commit_url_format": "" }, "msgid": "<1663806460-45162-12-git-send-email-nicolas.chautru@intel.com>", "list_archive_url": "https://inbox.dpdk.org/dev/1663806460-45162-12-git-send-email-nicolas.chautru@intel.com", "date": "2022-09-22T00:27:37", "name": "[v4,11/14] baseband/acc: support interrupt", "commit_ref": null, "pull_url": null, "state": "superseded", "archived": true, "hash": "e558fd04244795e6a10b77717bcdf030e3703260", "submitter": { "id": 1314, "url": "https://patches.dpdk.org/api/people/1314/?format=api", "name": "Chautru, Nicolas", "email": "nicolas.chautru@intel.com" }, "delegate": { "id": 6690, "url": "https://patches.dpdk.org/api/users/6690/?format=api", "username": "akhil", "first_name": "akhil", "last_name": "goyal", "email": "gakhil@marvell.com" }, "mbox": "https://patches.dpdk.org/project/dpdk/patch/1663806460-45162-12-git-send-email-nicolas.chautru@intel.com/mbox/", "series": [ { "id": 24763, "url": "https://patches.dpdk.org/api/series/24763/?format=api", "web_url": "https://patches.dpdk.org/project/dpdk/list/?series=24763", "date": "2022-09-22T00:27:27", "name": "[v4,01/14] baseband/acc100: remove unused registers", "version": 4, "mbox": "https://patches.dpdk.org/series/24763/mbox/" } ], "comments": "https://patches.dpdk.org/api/patches/116607/comments/", "check": "success", "checks": "https://patches.dpdk.org/api/patches/116607/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<dev-bounces@dpdk.org>", "X-Original-To": "patchwork@inbox.dpdk.org", "Delivered-To": "patchwork@inbox.dpdk.org", "Received": [ "from mails.dpdk.org (mails.dpdk.org [217.70.189.124])\n\tby inbox.dpdk.org (Postfix) with ESMTP id CA32FA0540;\n\tThu, 22 Sep 2022 02:29:44 +0200 (CEST)", "from [217.70.189.124] (localhost [127.0.0.1])\n\tby mails.dpdk.org (Postfix) with ESMTP id 3033142BB3;\n\tThu, 22 Sep 2022 02:28:26 +0200 (CEST)", "from mga12.intel.com (mga12.intel.com [192.55.52.136])\n by mails.dpdk.org (Postfix) with ESMTP id 3CCD84282F\n for <dev@dpdk.org>; Thu, 22 Sep 2022 02:28:16 +0200 (CEST)", "from orsmga007.jf.intel.com ([10.7.209.58])\n by fmsmga106.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384;\n 21 Sep 2022 17:28:15 -0700", "from unknown (HELO icx-npg-scs1-cp1.localdomain) ([10.233.180.245])\n by orsmga007.jf.intel.com with ESMTP; 21 Sep 2022 17:28:15 -0700" ], "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/simple;\n d=intel.com; i=@intel.com; q=dns/txt; s=Intel;\n t=1663806496; x=1695342496;\n h=from:to:cc:subject:date:message-id:in-reply-to: references;\n bh=NvG+6X3uClOu0qgBVOr2mD+6zpVmkGWEm3g+/ZKFlZk=;\n b=mLjktXilIEdKV63AHXOJu0MPSASLqrJQQrsWInEdBKvCbDeTrgCobxu1\n Ysbh8BOGaJBPrAwF6QN1AtGgsd45SmLtgQdGZ0WzJcHe87WXBdLkv8mHG\n fDamWB6fsOt99eB6y1TPF1KUtJ+gwn5yMXyMcDPZq1Fj3WV41jXQ/RWsO\n ZIV46J342wH188YL6XOkwWEz1wYmT1j/2FhmXeIPW1D/xpWksyh75JW6+\n 5cDU1NRrV6HFjdnhaIwKIRlKSI13YxEKRtVHTNl48nkJHvrBu9KcK8iCe\n oVvne89Nd1a5r5QKhXh9X79cEgkATBka8UUHBnBX/gf8CCXZYevDic6eh Q==;", "X-IronPort-AV": [ "E=McAfee;i=\"6500,9779,10477\"; a=\"279883416\"", "E=Sophos;i=\"5.93,334,1654585200\"; d=\"scan'208\";a=\"279883416\"", "E=Sophos;i=\"5.93,334,1654585200\"; d=\"scan'208\";a=\"615010986\"" ], "X-ExtLoop1": "1", "From": "Nic Chautru <nicolas.chautru@intel.com>", "To": "dev@dpdk.org,\n\tthomas@monjalon.net", "Cc": "maxime.coquelin@redhat.com, trix@redhat.com, mdr@ashroe.eu,\n bruce.richardson@intel.com, hemant.agrawal@nxp.com,\n david.marchand@redhat.com, stephen@networkplumber.org,\n hernan.vargas@intel.com, Nic Chautru <nicolas.chautru@intel.com>", "Subject": "[PATCH v4 11/14] baseband/acc: support interrupt", "Date": "Wed, 21 Sep 2022 17:27:37 -0700", "Message-Id": "<1663806460-45162-12-git-send-email-nicolas.chautru@intel.com>", "X-Mailer": "git-send-email 1.8.3.1", "In-Reply-To": "<1663806460-45162-1-git-send-email-nicolas.chautru@intel.com>", "References": "<1663806460-45162-1-git-send-email-nicolas.chautru@intel.com>", "X-BeenThere": "dev@dpdk.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "DPDK patches and discussions <dev.dpdk.org>", "List-Unsubscribe": "<https://mails.dpdk.org/options/dev>,\n <mailto:dev-request@dpdk.org?subject=unsubscribe>", "List-Archive": "<http://mails.dpdk.org/archives/dev/>", "List-Post": "<mailto:dev@dpdk.org>", "List-Help": "<mailto:dev-request@dpdk.org?subject=help>", "List-Subscribe": "<https://mails.dpdk.org/listinfo/dev>,\n <mailto:dev-request@dpdk.org?subject=subscribe>", "Errors-To": "dev-bounces@dpdk.org" }, "content": "Adding support for capability and functions for\nMSI/MSI-X interrupt and underlying information ring.\n\nSigned-off-by: Nic Chautru <nicolas.chautru@intel.com>\n---\n drivers/baseband/acc/rte_acc200_pmd.c | 346 +++++++++++++++++++++++++++++++++-\n 1 file changed, 344 insertions(+), 2 deletions(-)", "diff": "diff --git a/drivers/baseband/acc/rte_acc200_pmd.c b/drivers/baseband/acc/rte_acc200_pmd.c\nindex fa23b6e..b8b621a 100644\n--- a/drivers/baseband/acc/rte_acc200_pmd.c\n+++ b/drivers/baseband/acc/rte_acc200_pmd.c\n@@ -220,6 +220,193 @@\n \t\t\tacc_conf->q_fft.aq_depth_log2);\n }\n \n+/* Checks PF Info Ring to find the interrupt cause and handles it accordingly */\n+static inline void\n+acc200_check_ir(struct acc_device *acc200_dev)\n+{\n+\tvolatile union acc_info_ring_data *ring_data;\n+\tuint16_t info_ring_head = acc200_dev->info_ring_head;\n+\tif (acc200_dev->info_ring == NULL)\n+\t\treturn;\n+\n+\tring_data = acc200_dev->info_ring + (acc200_dev->info_ring_head &\n+\t\t\tACC_INFO_RING_MASK);\n+\n+\twhile (ring_data->valid) {\n+\t\tif ((ring_data->int_nb < ACC200_PF_INT_DMA_DL_DESC_IRQ) || (\n+\t\t\t\tring_data->int_nb >\n+\t\t\t\tACC200_PF_INT_DMA_DL5G_DESC_IRQ)) {\n+\t\t\trte_bbdev_log(WARNING, \"InfoRing: ITR:%d Info:0x%x\",\n+\t\t\t\tring_data->int_nb, ring_data->detailed_info);\n+\t\t\t/* Initialize Info Ring entry and move forward */\n+\t\t\tring_data->val = 0;\n+\t\t}\n+\t\tinfo_ring_head++;\n+\t\tring_data = acc200_dev->info_ring +\n+\t\t\t\t(info_ring_head & ACC_INFO_RING_MASK);\n+\t}\n+}\n+\n+/* Checks PF Info Ring to find the interrupt cause and handles it accordingly */\n+static inline void\n+acc200_pf_interrupt_handler(struct rte_bbdev *dev)\n+{\n+\tstruct acc_device *acc200_dev = dev->data->dev_private;\n+\tvolatile union acc_info_ring_data *ring_data;\n+\tstruct acc_deq_intr_details deq_intr_det;\n+\n+\tring_data = acc200_dev->info_ring + (acc200_dev->info_ring_head &\n+\t\t\tACC_INFO_RING_MASK);\n+\n+\twhile (ring_data->valid) {\n+\n+\t\trte_bbdev_log_debug(\n+\t\t\t\t\"ACC200 PF Interrupt received, Info Ring data: 0x%x -> %d\",\n+\t\t\t\tring_data->val, ring_data->int_nb);\n+\n+\t\tswitch (ring_data->int_nb) {\n+\t\tcase ACC200_PF_INT_DMA_DL_DESC_IRQ:\n+\t\tcase ACC200_PF_INT_DMA_UL_DESC_IRQ:\n+\t\tcase ACC200_PF_INT_DMA_FFT_DESC_IRQ:\n+\t\tcase ACC200_PF_INT_DMA_UL5G_DESC_IRQ:\n+\t\tcase ACC200_PF_INT_DMA_DL5G_DESC_IRQ:\n+\t\t\tdeq_intr_det.queue_id = get_queue_id_from_ring_info(\n+\t\t\t\t\tdev->data, *ring_data);\n+\t\t\tif (deq_intr_det.queue_id == UINT16_MAX) {\n+\t\t\t\trte_bbdev_log(ERR,\n+\t\t\t\t\t\t\"Couldn't find queue: aq_id: %u, qg_id: %u, vf_id: %u\",\n+\t\t\t\t\t\tring_data->aq_id,\n+\t\t\t\t\t\tring_data->qg_id,\n+\t\t\t\t\t\tring_data->vf_id);\n+\t\t\t\treturn;\n+\t\t\t}\n+\t\t\trte_bbdev_pmd_callback_process(dev,\n+\t\t\t\t\tRTE_BBDEV_EVENT_DEQUEUE, &deq_intr_det);\n+\t\t\tbreak;\n+\t\tdefault:\n+\t\t\trte_bbdev_pmd_callback_process(dev,\n+\t\t\t\t\tRTE_BBDEV_EVENT_ERROR, NULL);\n+\t\t\tbreak;\n+\t\t}\n+\n+\t\t/* Initialize Info Ring entry and move forward */\n+\t\tring_data->val = 0;\n+\t\t++acc200_dev->info_ring_head;\n+\t\tring_data = acc200_dev->info_ring +\n+\t\t\t\t(acc200_dev->info_ring_head & ACC_INFO_RING_MASK);\n+\t}\n+}\n+\n+/* Checks VF Info Ring to find the interrupt cause and handles it accordingly */\n+static inline void\n+acc200_vf_interrupt_handler(struct rte_bbdev *dev)\n+{\n+\tstruct acc_device *acc200_dev = dev->data->dev_private;\n+\tvolatile union acc_info_ring_data *ring_data;\n+\tstruct acc_deq_intr_details deq_intr_det;\n+\n+\tring_data = acc200_dev->info_ring + (acc200_dev->info_ring_head & ACC_INFO_RING_MASK);\n+\n+\twhile (ring_data->valid) {\n+\n+\t\trte_bbdev_log_debug(\n+\t\t\t\t\"ACC200 VF Interrupt received, Info Ring data: 0x%x\\n\",\n+\t\t\t\tring_data->val);\n+\n+\t\tswitch (ring_data->int_nb) {\n+\t\tcase ACC200_VF_INT_DMA_DL_DESC_IRQ:\n+\t\tcase ACC200_VF_INT_DMA_UL_DESC_IRQ:\n+\t\tcase ACC200_VF_INT_DMA_FFT_DESC_IRQ:\n+\t\tcase ACC200_VF_INT_DMA_UL5G_DESC_IRQ:\n+\t\tcase ACC200_VF_INT_DMA_DL5G_DESC_IRQ:\n+\t\t\t/* VFs are not aware of their vf_id - it's set to 0 in\n+\t\t\t * queue structures.\n+\t\t\t */\n+\t\t\tring_data->vf_id = 0;\n+\t\t\tdeq_intr_det.queue_id = get_queue_id_from_ring_info(\n+\t\t\t\t\tdev->data, *ring_data);\n+\t\t\tif (deq_intr_det.queue_id == UINT16_MAX) {\n+\t\t\t\trte_bbdev_log(ERR,\n+\t\t\t\t\t\t\"Couldn't find queue: aq_id: %u, qg_id: %u\",\n+\t\t\t\t\t\tring_data->aq_id,\n+\t\t\t\t\t\tring_data->qg_id);\n+\t\t\t\treturn;\n+\t\t\t}\n+\t\t\trte_bbdev_pmd_callback_process(dev,\n+\t\t\t\t\tRTE_BBDEV_EVENT_DEQUEUE, &deq_intr_det);\n+\t\t\tbreak;\n+\t\tdefault:\n+\t\t\trte_bbdev_pmd_callback_process(dev,\n+\t\t\t\t\tRTE_BBDEV_EVENT_ERROR, NULL);\n+\t\t\tbreak;\n+\t\t}\n+\n+\t\t/* Initialize Info Ring entry and move forward */\n+\t\tring_data->valid = 0;\n+\t\t++acc200_dev->info_ring_head;\n+\t\tring_data = acc200_dev->info_ring + (acc200_dev->info_ring_head\n+\t\t\t\t& ACC_INFO_RING_MASK);\n+\t}\n+}\n+\n+/* Interrupt handler triggered by ACC200 dev for handling specific interrupt */\n+static void\n+acc200_dev_interrupt_handler(void *cb_arg)\n+{\n+\tstruct rte_bbdev *dev = cb_arg;\n+\tstruct acc_device *acc200_dev = dev->data->dev_private;\n+\n+\t/* Read info ring */\n+\tif (acc200_dev->pf_device)\n+\t\tacc200_pf_interrupt_handler(dev);\n+\telse\n+\t\tacc200_vf_interrupt_handler(dev);\n+}\n+\n+/* Allocate and setup inforing */\n+static int\n+allocate_info_ring(struct rte_bbdev *dev)\n+{\n+\tstruct acc_device *d = dev->data->dev_private;\n+\tconst struct acc200_registry_addr *reg_addr;\n+\trte_iova_t info_ring_iova;\n+\tuint32_t phys_low, phys_high;\n+\n+\tif (d->info_ring != NULL)\n+\t\treturn 0; /* Already configured */\n+\n+\t/* Choose correct registry addresses for the device type */\n+\tif (d->pf_device)\n+\t\treg_addr = &pf_reg_addr;\n+\telse\n+\t\treg_addr = &vf_reg_addr;\n+\t/* Allocate InfoRing */\n+\tif (d->info_ring == NULL)\n+\t\td->info_ring = rte_zmalloc_socket(\"Info Ring\",\n+\t\t\t\tACC_INFO_RING_NUM_ENTRIES *\n+\t\t\t\tsizeof(*d->info_ring), RTE_CACHE_LINE_SIZE,\n+\t\t\t\tdev->data->socket_id);\n+\tif (d->info_ring == NULL) {\n+\t\trte_bbdev_log(ERR,\n+\t\t\t\t\"Failed to allocate Info Ring for %s:%u\",\n+\t\t\t\tdev->device->driver->name,\n+\t\t\t\tdev->data->dev_id);\n+\t\treturn -ENOMEM;\n+\t}\n+\tinfo_ring_iova = rte_malloc_virt2iova(d->info_ring);\n+\n+\t/* Setup Info Ring */\n+\tphys_high = (uint32_t)(info_ring_iova >> 32);\n+\tphys_low = (uint32_t)(info_ring_iova);\n+\tacc_reg_write(d, reg_addr->info_ring_hi, phys_high);\n+\tacc_reg_write(d, reg_addr->info_ring_lo, phys_low);\n+\tacc_reg_write(d, reg_addr->info_ring_en, ACC200_REG_IRQ_EN_ALL);\n+\td->info_ring_head = (acc_reg_read(d, reg_addr->info_ring_ptr) &\n+\t\t\t0xFFF) / sizeof(union acc_info_ring_data);\n+\treturn 0;\n+}\n+\n+\n /* Allocate 64MB memory used for all software rings */\n static int\n acc200_setup_queues(struct rte_bbdev *dev, uint16_t num_queues, int socket_id)\n@@ -227,6 +414,7 @@\n \tuint32_t phys_low, phys_high, value;\n \tstruct acc_device *d = dev->data->dev_private;\n \tconst struct acc200_registry_addr *reg_addr;\n+\tint ret;\n \n \tif (d->pf_device && !d->acc_conf.pf_mode_en) {\n \t\trte_bbdev_log(NOTICE,\n@@ -327,6 +515,14 @@\n \tacc_reg_write(d, reg_addr->tail_ptrs_fft_hi, phys_high);\n \tacc_reg_write(d, reg_addr->tail_ptrs_fft_lo, phys_low);\n \n+\tret = allocate_info_ring(dev);\n+\tif (ret < 0) {\n+\t\trte_bbdev_log(ERR, \"Failed to allocate info_ring for %s:%u\",\n+\t\t\t\tdev->device->driver->name,\n+\t\t\t\tdev->data->dev_id);\n+\t\t/* Continue */\n+\t}\n+\n \tif (d->harq_layout == NULL)\n \t\td->harq_layout = rte_zmalloc_socket(\"HARQ Layout\",\n \t\t\t\tACC_HARQ_LAYOUT * sizeof(*d->harq_layout),\n@@ -349,17 +545,121 @@\n \treturn 0;\n }\n \n+static int\n+acc200_intr_enable(struct rte_bbdev *dev)\n+{\n+\tint ret;\n+\tstruct acc_device *d = dev->data->dev_private;\n+\t/*\n+\t * MSI/MSI-X are supported\n+\t * Option controlled by vfio-intr through EAL parameter\n+\t */\n+\tif (rte_intr_type_get(dev->intr_handle) == RTE_INTR_HANDLE_VFIO_MSI) {\n+\n+\t\tret = allocate_info_ring(dev);\n+\t\tif (ret < 0) {\n+\t\t\trte_bbdev_log(ERR,\n+\t\t\t\t\t\"Couldn't allocate info ring for device: %s\",\n+\t\t\t\t\tdev->data->name);\n+\t\t\treturn ret;\n+\t\t}\n+\t\tret = rte_intr_enable(dev->intr_handle);\n+\t\tif (ret < 0) {\n+\t\t\trte_bbdev_log(ERR,\n+\t\t\t\t\t\"Couldn't enable interrupts for device: %s\",\n+\t\t\t\t\tdev->data->name);\n+\t\t\trte_free(d->info_ring);\n+\t\t\treturn ret;\n+\t\t}\n+\t\tret = rte_intr_callback_register(dev->intr_handle,\n+\t\t\t\tacc200_dev_interrupt_handler, dev);\n+\t\tif (ret < 0) {\n+\t\t\trte_bbdev_log(ERR,\n+\t\t\t\t\t\"Couldn't register interrupt callback for device: %s\",\n+\t\t\t\t\tdev->data->name);\n+\t\t\trte_free(d->info_ring);\n+\t\t\treturn ret;\n+\t\t}\n+\n+\t\treturn 0;\n+\t} else if (rte_intr_type_get(dev->intr_handle) == RTE_INTR_HANDLE_VFIO_MSIX) {\n+\n+\t\tret = allocate_info_ring(dev);\n+\t\tif (ret < 0) {\n+\t\t\trte_bbdev_log(ERR,\n+\t\t\t\t\t\"Couldn't allocate info ring for device: %s\",\n+\t\t\t\t\tdev->data->name);\n+\t\t\treturn ret;\n+\t\t}\n+\n+\t\tint i, max_queues;\n+\t\tstruct acc_device *acc200_dev = dev->data->dev_private;\n+\n+\t\tif (acc200_dev->pf_device)\n+\t\t\tmax_queues = ACC200_MAX_PF_MSIX;\n+\t\telse\n+\t\t\tmax_queues = ACC200_MAX_VF_MSIX;\n+\n+\t\tif (rte_intr_efd_enable(dev->intr_handle, max_queues)) {\n+\t\t\trte_bbdev_log(ERR, \"Failed to create fds for %u queues\",\n+\t\t\t\t\tdev->data->num_queues);\n+\t\t\treturn -1;\n+\t\t}\n+\n+\t\tfor (i = 0; i < max_queues; ++i) {\n+\t\t\tif (rte_intr_efds_index_set(dev->intr_handle, i,\n+\t\t\t\t\trte_intr_fd_get(dev->intr_handle)))\n+\t\t\t\treturn -rte_errno;\n+\t\t}\n+\n+\t\tif (rte_intr_vec_list_alloc(dev->intr_handle, \"intr_vec\",\n+\t\t\t\tdev->data->num_queues)) {\n+\t\t\trte_bbdev_log(ERR, \"Failed to allocate %u vectors\",\n+\t\t\t\t\tdev->data->num_queues);\n+\t\t\treturn -ENOMEM;\n+\t\t}\n+\n+\t\tret = rte_intr_enable(dev->intr_handle);\n+\n+\t\tif (ret < 0) {\n+\t\t\trte_bbdev_log(ERR,\n+\t\t\t\t\t\"Couldn't enable interrupts for device: %s\",\n+\t\t\t\t\tdev->data->name);\n+\t\t\trte_free(d->info_ring);\n+\t\t\treturn ret;\n+\t\t}\n+\t\tret = rte_intr_callback_register(dev->intr_handle,\n+\t\t\t\tacc200_dev_interrupt_handler, dev);\n+\t\tif (ret < 0) {\n+\t\t\trte_bbdev_log(ERR,\n+\t\t\t\t\t\"Couldn't register interrupt callback for device: %s\",\n+\t\t\t\t\tdev->data->name);\n+\t\t\trte_free(d->info_ring);\n+\t\t\treturn ret;\n+\t\t}\n+\n+\t\treturn 0;\n+\t}\n+\n+\trte_bbdev_log(ERR, \"ACC200 (%s) supports only VFIO MSI/MSI-X interrupts\\n\",\n+\t\t\tdev->data->name);\n+\treturn -ENOTSUP;\n+}\n+\n /* Free memory used for software rings */\n static int\n acc200_dev_close(struct rte_bbdev *dev)\n {\n \tstruct acc_device *d = dev->data->dev_private;\n+\tacc200_check_ir(d);\n \tif (d->sw_rings_base != NULL) {\n \t\trte_free(d->tail_ptrs);\n+\t\trte_free(d->info_ring);\n \t\trte_free(d->sw_rings_base);\n \t\trte_free(d->harq_layout);\n \t\td->sw_rings_base = NULL;\n \t\td->tail_ptrs = NULL;\n+\t\td->info_ring = NULL;\n \t\td->harq_layout = NULL;\n \t}\n \t/* Ensure all in flight HW transactions are completed */\n@@ -652,6 +952,7 @@\n \t\t\t\t\tRTE_BBDEV_TURBO_CONTINUE_CRC_MATCH |\n \t\t\t\t\tRTE_BBDEV_TURBO_SOFT_OUTPUT |\n \t\t\t\t\tRTE_BBDEV_TURBO_EARLY_TERMINATION |\n+\t\t\t\t\tRTE_BBDEV_TURBO_DEC_INTERRUPTS |\n \t\t\t\t\tRTE_BBDEV_TURBO_NEG_LLR_1_BIT_IN |\n \t\t\t\t\tRTE_BBDEV_TURBO_NEG_LLR_1_BIT_SOFT_OUT |\n \t\t\t\t\tRTE_BBDEV_TURBO_MAP_DEC |\n@@ -673,6 +974,7 @@\n \t\t\t\t\tRTE_BBDEV_TURBO_CRC_24B_ATTACH |\n \t\t\t\t\tRTE_BBDEV_TURBO_RV_INDEX_BYPASS |\n \t\t\t\t\tRTE_BBDEV_TURBO_RATE_MATCH |\n+\t\t\t\t\tRTE_BBDEV_TURBO_ENC_INTERRUPTS |\n \t\t\t\t\tRTE_BBDEV_TURBO_ENC_SCATTER_GATHER,\n \t\t\t\t.num_buffers_src =\n \t\t\t\t\t\tRTE_BBDEV_TURBO_MAX_CODE_BLOCKS,\n@@ -686,7 +988,8 @@\n \t\t\t\t.capability_flags =\n \t\t\t\t\tRTE_BBDEV_LDPC_RATE_MATCH |\n \t\t\t\t\tRTE_BBDEV_LDPC_CRC_24B_ATTACH |\n-\t\t\t\t\tRTE_BBDEV_LDPC_INTERLEAVER_BYPASS,\n+\t\t\t\t\tRTE_BBDEV_LDPC_INTERLEAVER_BYPASS |\n+\t\t\t\t\tRTE_BBDEV_LDPC_ENC_INTERRUPTS,\n \t\t\t\t.num_buffers_src =\n \t\t\t\t\t\tRTE_BBDEV_LDPC_MAX_CODE_BLOCKS,\n \t\t\t\t.num_buffers_dst =\n@@ -707,7 +1010,8 @@\n \t\t\t\tRTE_BBDEV_LDPC_DEINTERLEAVER_BYPASS |\n \t\t\t\tRTE_BBDEV_LDPC_DEC_SCATTER_GATHER |\n \t\t\t\tRTE_BBDEV_LDPC_HARQ_6BIT_COMPRESSION |\n-\t\t\t\tRTE_BBDEV_LDPC_LLR_COMPRESSION,\n+\t\t\t\tRTE_BBDEV_LDPC_LLR_COMPRESSION |\n+\t\t\t\tRTE_BBDEV_LDPC_DEC_INTERRUPTS,\n \t\t\t.llr_size = 8,\n \t\t\t.llr_decimals = 1,\n \t\t\t.num_buffers_src =\n@@ -775,15 +1079,46 @@\n \tdev_info->min_alignment = 1;\n \tdev_info->capabilities = bbdev_capabilities;\n \tdev_info->harq_buffer_size = 0;\n+\n+\tacc200_check_ir(d);\n+}\n+\n+static int\n+acc200_queue_intr_enable(struct rte_bbdev *dev, uint16_t queue_id)\n+{\n+\tstruct acc_queue *q = dev->data->queues[queue_id].queue_private;\n+\n+\tif (rte_intr_type_get(dev->intr_handle) != RTE_INTR_HANDLE_VFIO_MSI &&\n+\t\t\trte_intr_type_get(dev->intr_handle) != RTE_INTR_HANDLE_VFIO_MSIX)\n+\t\treturn -ENOTSUP;\n+\n+\tq->irq_enable = 1;\n+\treturn 0;\n+}\n+\n+static int\n+acc200_queue_intr_disable(struct rte_bbdev *dev, uint16_t queue_id)\n+{\n+\tstruct acc_queue *q = dev->data->queues[queue_id].queue_private;\n+\n+\tif (rte_intr_type_get(dev->intr_handle) != RTE_INTR_HANDLE_VFIO_MSI &&\n+\t\t\trte_intr_type_get(dev->intr_handle) != RTE_INTR_HANDLE_VFIO_MSIX)\n+\t\treturn -ENOTSUP;\n+\n+\tq->irq_enable = 0;\n+\treturn 0;\n }\n \n static const struct rte_bbdev_ops acc200_bbdev_ops = {\n \t.setup_queues = acc200_setup_queues,\n+\t.intr_enable = acc200_intr_enable,\n \t.close = acc200_dev_close,\n \t.info_get = acc200_dev_info_get,\n \t.queue_setup = acc200_queue_setup,\n \t.queue_release = acc200_queue_release,\n \t.queue_stop = acc_queue_stop,\n+\t.queue_intr_enable = acc200_queue_intr_enable,\n+\t.queue_intr_disable = acc200_queue_intr_disable\n };\n \n /* ACC200 PCI PF address map */\n@@ -2694,6 +3029,7 @@\n \tif (op->status != 0) {\n \t\t/* These errors are not expected */\n \t\tq_data->queue_stats.dequeue_err_count++;\n+\t\tacc200_check_ir(q->d);\n \t}\n \n \t/* CRC invalid if error exists */\n@@ -2763,6 +3099,9 @@\n \n \top->ldpc_dec.iter_count = (uint8_t) rsp.iter_cnt;\n \n+\tif (op->status & (1 << RTE_BBDEV_DRV_ERROR))\n+\t\tacc200_check_ir(q->d);\n+\n \t/* Check if this is the last desc in batch (Atomic Queue) */\n \tif (desc->req.last_desc_in_batch) {\n \t\t(*aq_dequeued)++;\n@@ -3232,6 +3571,9 @@\n \tif (op->status != 0)\n \t\tq_data->queue_stats.dequeue_err_count++;\n \n+\tif (op->status & (1 << RTE_BBDEV_DRV_ERROR))\n+\t\tacc200_check_ir(q->d);\n+\n \t/* Check if this is the last desc in batch (Atomic Queue) */\n \tif (desc->req.last_desc_in_batch) {\n \t\t(*aq_dequeued)++;\n", "prefixes": [ "v4", "11/14" ] }