Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/110740/?format=api
https://patches.dpdk.org/api/patches/110740/?format=api", "web_url": "https://patches.dpdk.org/project/dpdk/patch/20220505173003.3242618-2-kda@semihalf.com/", "project": { "id": 1, "url": "https://patches.dpdk.org/api/projects/1/?format=api", "name": "DPDK", "link_name": "dpdk", "list_id": "dev.dpdk.org", "list_email": "dev@dpdk.org", "web_url": "http://core.dpdk.org", "scm_url": "git://dpdk.org/dpdk", "webscm_url": "http://git.dpdk.org/dpdk", "list_archive_url": "https://inbox.dpdk.org/dev", "list_archive_url_format": "https://inbox.dpdk.org/dev/{}", "commit_url_format": "" }, "msgid": "<20220505173003.3242618-2-kda@semihalf.com>", "list_archive_url": "https://inbox.dpdk.org/dev/20220505173003.3242618-2-kda@semihalf.com", "date": "2022-05-05T17:29:53", "name": "[01/11] lpm: add a scalar version of lookupx4 function", "commit_ref": null, "pull_url": null, "state": "superseded", "archived": true, "hash": "d82d735d8cae6a93137e474303fbf6792c55cd77", "submitter": { "id": 2179, "url": "https://patches.dpdk.org/api/people/2179/?format=api", "name": "Stanislaw Kardach", "email": "kda@semihalf.com" }, "delegate": { "id": 1, "url": "https://patches.dpdk.org/api/users/1/?format=api", "username": "tmonjalo", "first_name": "Thomas", "last_name": "Monjalon", "email": "thomas@monjalon.net" }, "mbox": "https://patches.dpdk.org/project/dpdk/patch/20220505173003.3242618-2-kda@semihalf.com/mbox/", "series": [ { "id": 22800, "url": "https://patches.dpdk.org/api/series/22800/?format=api", "web_url": "https://patches.dpdk.org/project/dpdk/list/?series=22800", "date": "2022-05-05T17:29:52", "name": "Introduce support for RISC-V architecture", "version": 1, "mbox": "https://patches.dpdk.org/series/22800/mbox/" } ], "comments": "https://patches.dpdk.org/api/patches/110740/comments/", "check": "warning", "checks": "https://patches.dpdk.org/api/patches/110740/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<dev-bounces@dpdk.org>", "X-Original-To": "patchwork@inbox.dpdk.org", "Delivered-To": "patchwork@inbox.dpdk.org", "Received": [ "from mails.dpdk.org (mails.dpdk.org [217.70.189.124])\n\tby inbox.dpdk.org (Postfix) with ESMTP id BFA36A00C2;\n\tThu, 5 May 2022 19:30:32 +0200 (CEST)", "from [217.70.189.124] (localhost [127.0.0.1])\n\tby mails.dpdk.org (Postfix) with ESMTP id 1749642825;\n\tThu, 5 May 2022 19:30:28 +0200 (CEST)", "from mail-lj1-f176.google.com (mail-lj1-f176.google.com\n [209.85.208.176])\n by mails.dpdk.org (Postfix) with ESMTP id 3984140042\n for <dev@dpdk.org>; Thu, 5 May 2022 19:30:27 +0200 (CEST)", "by mail-lj1-f176.google.com with SMTP id q130so6486581ljb.5\n for <dev@dpdk.org>; Thu, 05 May 2022 10:30:27 -0700 (PDT)", "from localhost.localdomain (89-73-146-138.dynamic.chello.pl.\n [89.73.146.138]) by smtp.gmail.com with ESMTPSA id\n z26-20020ac25dfa000000b0047255d21203sm289640lfq.306.2022.05.05.10.30.25\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Thu, 05 May 2022 10:30:26 -0700 (PDT)" ], "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=semihalf-com.20210112.gappssmtp.com; s=20210112;\n h=from:to:cc:subject:date:message-id:in-reply-to:references\n :mime-version:content-transfer-encoding;\n bh=cZBY9ii8Wxi+L9gJ8D5E7imG5MV5WiZ5E/pagL9SWz8=;\n b=kWr0oC7dE3BprYA4YoZ13lFRczo94oIIuJVyFwtmRZD6Kbt7RxmgfJAP4/poXI8yK3\n Z0PygrT/ZCM9q6yfNgCI7TP3qAv3lroXJU89FJn81hOcr0WuQwKzuxe1+Xg8hDma2GAc\n boBIiBcQqjs4gOk55VCOfTmk/uiY7anJeOSEFhrrWGw3/dOk4kx13qy5POFYgmc1zPM0\n GjaP8Uvz7TIMjLrQigPVWaqmIzxjyR99CJGvYdxl9v0bUCMC2rp89neV7bYKSWN3k9zK\n 4QizM9/gnhEnMQYG/s+Th2Ep7bIEvkODsVcIh1cs8tafCzPIwnAuVyuQ94mgHpsm3jut\n O4uA==", "X-Google-DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20210112;\n h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to\n :references:mime-version:content-transfer-encoding;\n bh=cZBY9ii8Wxi+L9gJ8D5E7imG5MV5WiZ5E/pagL9SWz8=;\n b=Igcv7FYyep1k0rixvKyyvd06fHvQgzZyznWAIj3eqniBEi529aiyP4SjSl7othlb7Q\n JY9LyTk9abBOpx2HmJmsc7jv7RyqrKsUjw8Cu+s4uHRknL4YLxKbPO0Av1doo2kdLraV\n 0a1bgolva4Yf2J1OqA4Xj/Wg8Xx85PUpB99+t9I5GAjfKd4NRPuDJQisesoDlUS5oXtt\n rx3Aad2rOMN+15HDgUBNAhy5D+8iUlQSXjnP1LfAd+cygGPwzxQBrVIoXXHyY9y3hBhl\n vST83E0xHf3nHqgdBxaYDJk8lpp8uYAJeoUGMNDCkaFlzrLh7N8Vq/bnvAwcEuwv5L84\n Xauw==", "X-Gm-Message-State": "AOAM533623WntHNSE8MY1RkNjLuszGMM8sPUUzi0ZAFajCfIModKygnJ\n dtncyf1L49elobboX0xjBSnMug==", "X-Google-Smtp-Source": "\n ABdhPJwd+qWD0ExyP8qDUc9MQk86Ydf6Ft6FiR9TlX2n5S8lLX5OPbAlPUrxQcwbGIeoZmncB4kkfA==", "X-Received": "by 2002:a2e:8e31:0:b0:24f:632:fa9 with SMTP id\n r17-20020a2e8e31000000b0024f06320fa9mr17295189ljk.185.1651771826714;\n Thu, 05 May 2022 10:30:26 -0700 (PDT)", "From": "Stanislaw Kardach <kda@semihalf.com>", "To": "Bruce Richardson <bruce.richardson@intel.com>", "Cc": "Michal Mazurek <maz@semihalf.com>, dev@dpdk.org,\n Frank Zhao <Frank.Zhao@starfivetech.com>, Sam Grove <sam.grove@sifive.com>,\n mw@semihalf.com, upstream@semihalf.com,\n Stanislaw Kardach <kda@semihalf.com>", "Subject": "[PATCH 01/11] lpm: add a scalar version of lookupx4 function", "Date": "Thu, 5 May 2022 19:29:53 +0200", "Message-Id": "<20220505173003.3242618-2-kda@semihalf.com>", "X-Mailer": "git-send-email 2.30.2", "In-Reply-To": "<20220505173003.3242618-1-kda@semihalf.com>", "References": "<20220505173003.3242618-1-kda@semihalf.com>", "MIME-Version": "1.0", "Content-Transfer-Encoding": "8bit", "X-BeenThere": "dev@dpdk.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "DPDK patches and discussions <dev.dpdk.org>", "List-Unsubscribe": "<https://mails.dpdk.org/options/dev>,\n <mailto:dev-request@dpdk.org?subject=unsubscribe>", "List-Archive": "<http://mails.dpdk.org/archives/dev/>", "List-Post": "<mailto:dev@dpdk.org>", "List-Help": "<mailto:dev-request@dpdk.org?subject=help>", "List-Subscribe": "<https://mails.dpdk.org/listinfo/dev>,\n <mailto:dev-request@dpdk.org?subject=subscribe>", "Errors-To": "dev-bounces@dpdk.org" }, "content": "From: Michal Mazurek <maz@semihalf.com>\n\nAdd an implementation of the rte_lpm_lookupx4() function for platforms\nwithout support for vector operations.\n\nSigned-off-by: Michal Mazurek <maz@semihalf.com>\nSigned-off-by: Stanislaw Kardach <kda@semihalf.com>\nSponsored-by: Frank Zhao <Frank.Zhao@starfivetech.com>\nSponsored-by: Sam Grove <sam.grove@sifive.com>\n---\n doc/guides/rel_notes/release_22_07.rst | 5 +\n lib/lpm/meson.build | 1 +\n lib/lpm/rte_lpm.h | 4 +-\n lib/lpm/rte_lpm_scalar.h | 122 +++++++++++++++++++++++++\n 4 files changed, 131 insertions(+), 1 deletion(-)\n create mode 100644 lib/lpm/rte_lpm_scalar.h", "diff": "diff --git a/doc/guides/rel_notes/release_22_07.rst b/doc/guides/rel_notes/release_22_07.rst\nindex 88d6e96cc1..067118174b 100644\n--- a/doc/guides/rel_notes/release_22_07.rst\n+++ b/doc/guides/rel_notes/release_22_07.rst\n@@ -65,6 +65,11 @@ New Features\n * Added support for promiscuous mode on Windows.\n * Added support for MTU on Windows.\n \n+* **Added scalar version of the LPM library.**\n+\n+ * Added scalar implementation of ``rte_lpm_lookupx4``. This is a fall-back\n+ implementation for platforms that don't support vector operations.\n+\n \n Removed Items\n -------------\ndiff --git a/lib/lpm/meson.build b/lib/lpm/meson.build\nindex 78d91d3421..6b47361fce 100644\n--- a/lib/lpm/meson.build\n+++ b/lib/lpm/meson.build\n@@ -14,6 +14,7 @@ headers = files('rte_lpm.h', 'rte_lpm6.h')\n indirect_headers += files(\n 'rte_lpm_altivec.h',\n 'rte_lpm_neon.h',\n+ 'rte_lpm_scalar.h',\n 'rte_lpm_sse.h',\n 'rte_lpm_sve.h',\n )\ndiff --git a/lib/lpm/rte_lpm.h b/lib/lpm/rte_lpm.h\nindex eb91960e81..b5db6a353a 100644\n--- a/lib/lpm/rte_lpm.h\n+++ b/lib/lpm/rte_lpm.h\n@@ -405,8 +405,10 @@ rte_lpm_lookupx4(const struct rte_lpm *lpm, xmm_t ip, uint32_t hop[4],\n #endif\n #elif defined(RTE_ARCH_PPC_64)\n #include \"rte_lpm_altivec.h\"\n-#else\n+#elif defined(RTE_ARCH_X86)\n #include \"rte_lpm_sse.h\"\n+#else\n+#include \"rte_lpm_scalar.h\"\n #endif\n \n #ifdef __cplusplus\ndiff --git a/lib/lpm/rte_lpm_scalar.h b/lib/lpm/rte_lpm_scalar.h\nnew file mode 100644\nindex 0000000000..991b94e687\n--- /dev/null\n+++ b/lib/lpm/rte_lpm_scalar.h\n@@ -0,0 +1,122 @@\n+/* SPDX-License-Identifier: BSD-3-Clause\n+ * Copyright(c) 2022 StarFive\n+ * Copyright(c) 2022 SiFive\n+ * Copyright(c) 2022 Semihalf\n+ */\n+\n+#ifndef _RTE_LPM_SCALAR_H_\n+#define _RTE_LPM_SCALAR_H_\n+\n+#include <rte_branch_prediction.h>\n+#include <rte_byteorder.h>\n+#include <rte_common.h>\n+#include <rte_vect.h>\n+\n+#ifdef __cplusplus\n+extern \"C\" {\n+#endif\n+\n+static inline void\n+rte_lpm_lookupx4(const struct rte_lpm *lpm, xmm_t ip, uint32_t hop[4],\n+\t\tuint32_t defv)\n+{\n+\trte_xmm_t i24;\n+\trte_xmm_t i8;\n+\tuint32_t tbl[4];\n+\tuint64_t pt, pt2;\n+\tconst uint32_t *ptbl;\n+\n+\tconst rte_xmm_t mask8 = {\n+\t\t.u32 = {UINT8_MAX, UINT8_MAX, UINT8_MAX, UINT8_MAX}};\n+\n+\t/*\n+\t * RTE_LPM_VALID_EXT_ENTRY_BITMASK for 2 LPM entries\n+\t * as one 64-bit value (0x0300000003000000).\n+\t */\n+\tconst uint64_t mask_xv =\n+\t\t((uint64_t)RTE_LPM_VALID_EXT_ENTRY_BITMASK |\n+\t\t(uint64_t)RTE_LPM_VALID_EXT_ENTRY_BITMASK << 32);\n+\n+\t/*\n+\t * RTE_LPM_LOOKUP_SUCCESS for 2 LPM entries\n+\t * as one 64-bit value (0x0100000001000000).\n+\t */\n+\tconst uint64_t mask_v =\n+\t\t((uint64_t)RTE_LPM_LOOKUP_SUCCESS |\n+\t\t(uint64_t)RTE_LPM_LOOKUP_SUCCESS << 32);\n+\n+\t/* get 4 indexes for tbl24[]. */\n+\ti24.x = ip;\n+\ti24.u32[0] >>= CHAR_BIT;\n+\ti24.u32[1] >>= CHAR_BIT;\n+\ti24.u32[2] >>= CHAR_BIT;\n+\ti24.u32[3] >>= CHAR_BIT;\n+\n+\t/* extract values from tbl24[] */\n+\tptbl = (const uint32_t *)&lpm->tbl24[i24.u32[0]];\n+\ttbl[0] = *ptbl;\n+\tptbl = (const uint32_t *)&lpm->tbl24[i24.u32[1]];\n+\ttbl[1] = *ptbl;\n+\tptbl = (const uint32_t *)&lpm->tbl24[i24.u32[2]];\n+\ttbl[2] = *ptbl;\n+\tptbl = (const uint32_t *)&lpm->tbl24[i24.u32[3]];\n+\ttbl[3] = *ptbl;\n+\n+\t/* get 4 indexes for tbl8[]. */\n+\ti8.x = ip;\n+\ti8.u64[0] &= mask8.u64[0];\n+\ti8.u64[1] &= mask8.u64[1];\n+\n+\tpt = (uint64_t)tbl[0] |\n+\t\t(uint64_t)tbl[1] << 32;\n+\tpt2 = (uint64_t)tbl[2] |\n+\t\t(uint64_t)tbl[3] << 32;\n+\n+\t/* search successfully finished for all 4 IP addresses. */\n+\tif (likely((pt & mask_xv) == mask_v) &&\n+\t\t\tlikely((pt2 & mask_xv) == mask_v)) {\n+\t\t*(uint64_t *)hop = pt & RTE_LPM_MASKX4_RES;\n+\t\t*(uint64_t *)(hop + 2) = pt2 & RTE_LPM_MASKX4_RES;\n+\t\treturn;\n+\t}\n+\n+\tif (unlikely((pt & RTE_LPM_VALID_EXT_ENTRY_BITMASK) ==\n+\t\t\tRTE_LPM_VALID_EXT_ENTRY_BITMASK)) {\n+\t\ti8.u32[0] = i8.u32[0] +\n+\t\t\t(tbl[0] & 0x00FFFFFF) * RTE_LPM_TBL8_GROUP_NUM_ENTRIES;\n+\t\tptbl = (const uint32_t *)&lpm->tbl8[i8.u32[0]];\n+\t\ttbl[0] = *ptbl;\n+\t}\n+\tif (unlikely((pt >> 32 & RTE_LPM_VALID_EXT_ENTRY_BITMASK) ==\n+\t\t\tRTE_LPM_VALID_EXT_ENTRY_BITMASK)) {\n+\t\ti8.u32[1] = i8.u32[1] +\n+\t\t\t(tbl[1] & 0x00FFFFFF) * RTE_LPM_TBL8_GROUP_NUM_ENTRIES;\n+\t\tptbl = (const uint32_t *)&lpm->tbl8[i8.u32[1]];\n+\t\ttbl[1] = *ptbl;\n+\t}\n+\tif (unlikely((pt2 & RTE_LPM_VALID_EXT_ENTRY_BITMASK) ==\n+\t\t\tRTE_LPM_VALID_EXT_ENTRY_BITMASK)) {\n+\t\ti8.u32[2] = i8.u32[2] +\n+\t\t\t(tbl[2] & 0x00FFFFFF) * RTE_LPM_TBL8_GROUP_NUM_ENTRIES;\n+\t\tptbl = (const uint32_t *)&lpm->tbl8[i8.u32[2]];\n+\t\ttbl[2] = *ptbl;\n+\t}\n+\tif (unlikely((pt2 >> 32 & RTE_LPM_VALID_EXT_ENTRY_BITMASK) ==\n+\t\t\tRTE_LPM_VALID_EXT_ENTRY_BITMASK)) {\n+\t\ti8.u32[3] = i8.u32[3] +\n+\t\t\t(tbl[3] & 0x00FFFFFF) * RTE_LPM_TBL8_GROUP_NUM_ENTRIES;\n+\t\tptbl = (const uint32_t *)&lpm->tbl8[i8.u32[3]];\n+\t\ttbl[3] = *ptbl;\n+\t}\n+\n+\thop[0] = (tbl[0] & RTE_LPM_LOOKUP_SUCCESS) ? tbl[0] & 0x00FFFFFF : defv;\n+\thop[1] = (tbl[1] & RTE_LPM_LOOKUP_SUCCESS) ? tbl[1] & 0x00FFFFFF : defv;\n+\thop[2] = (tbl[2] & RTE_LPM_LOOKUP_SUCCESS) ? tbl[2] & 0x00FFFFFF : defv;\n+\thop[3] = (tbl[3] & RTE_LPM_LOOKUP_SUCCESS) ? tbl[3] & 0x00FFFFFF : defv;\n+}\n+\n+#ifdef __cplusplus\n+}\n+#endif\n+\n+#endif /* _RTE_LPM_SCALAR_H_ */\n", "prefixes": [ "01/11" ] }{ "id": 110740, "url": "