Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/105596/?format=api
{ "id": 105596, "url": "https://patches.dpdk.org/api/patches/105596/?format=api", "web_url": "https://patches.dpdk.org/project/dpdk/patch/20220104023925.14257-1-eagostini@nvidia.com/", "project": { "id": 1, "url": "https://patches.dpdk.org/api/projects/1/?format=api", "name": "DPDK", "link_name": "dpdk", "list_id": "dev.dpdk.org", "list_email": "dev@dpdk.org", "web_url": "http://core.dpdk.org", "scm_url": "git://dpdk.org/dpdk", "webscm_url": "http://git.dpdk.org/dpdk", "list_archive_url": "https://inbox.dpdk.org/dev", "list_archive_url_format": "https://inbox.dpdk.org/dev/{}", "commit_url_format": "" }, "msgid": "<20220104023925.14257-1-eagostini@nvidia.com>", "list_archive_url": "https://inbox.dpdk.org/dev/20220104023925.14257-1-eagostini@nvidia.com", "date": "2022-01-04T02:39:25", "name": "[v2] gpudev: pin GPU memory", "commit_ref": null, "pull_url": null, "state": "superseded", "archived": true, "hash": "4e3b7728c69436f9f36d5eee91996bb6770e69d5", "submitter": { "id": 1571, "url": "https://patches.dpdk.org/api/people/1571/?format=api", "name": "Elena Agostini", "email": "eagostini@nvidia.com" }, "delegate": null, "mbox": "https://patches.dpdk.org/project/dpdk/patch/20220104023925.14257-1-eagostini@nvidia.com/mbox/", "series": [ { "id": 21057, "url": "https://patches.dpdk.org/api/series/21057/?format=api", "web_url": "https://patches.dpdk.org/project/dpdk/list/?series=21057", "date": "2022-01-04T02:39:25", "name": "[v2] gpudev: pin GPU memory", "version": 2, "mbox": "https://patches.dpdk.org/series/21057/mbox/" } ], "comments": "https://patches.dpdk.org/api/patches/105596/comments/", "check": "warning", "checks": "https://patches.dpdk.org/api/patches/105596/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<dev-bounces@dpdk.org>", "X-Original-To": "patchwork@inbox.dpdk.org", "Delivered-To": "patchwork@inbox.dpdk.org", "Received": [ "from mails.dpdk.org (mails.dpdk.org [217.70.189.124])\n\tby inbox.dpdk.org (Postfix) with ESMTP id 2C963A034D;\n\tMon, 3 Jan 2022 19:29:41 +0100 (CET)", "from [217.70.189.124] (localhost [127.0.0.1])\n\tby mails.dpdk.org (Postfix) with ESMTP id E30B040042;\n\tMon, 3 Jan 2022 19:29:40 +0100 (CET)", "from NAM04-MW2-obe.outbound.protection.outlook.com\n (mail-mw2nam08on2068.outbound.protection.outlook.com [40.107.101.68])\n by mails.dpdk.org (Postfix) with ESMTP id 160D84003C\n for <dev@dpdk.org>; Mon, 3 Jan 2022 19:29:40 +0100 (CET)", "from DM6PR01CA0030.prod.exchangelabs.com (2603:10b6:5:296::35) by\n PH0PR12MB5481.namprd12.prod.outlook.com (2603:10b6:510:d4::15) with Microsoft\n SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n 15.20.4844.15; Mon, 3 Jan 2022 18:29:36 +0000", "from DM6NAM11FT023.eop-nam11.prod.protection.outlook.com\n (2603:10b6:5:296:cafe::14) by DM6PR01CA0030.outlook.office365.com\n (2603:10b6:5:296::35) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4844.14 via Frontend\n Transport; Mon, 3 Jan 2022 18:29:36 +0000", "from mail.nvidia.com (12.22.5.238) by\n DM6NAM11FT023.mail.protection.outlook.com (10.13.173.96) with Microsoft SMTP\n Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384) id\n 15.20.4844.14 via Frontend Transport; Mon, 3 Jan 2022 18:29:36 +0000", "from rnnvmail201.nvidia.com (10.129.68.8) by DRHQMAIL105.nvidia.com\n (10.27.9.14) with Microsoft SMTP Server (TLS) id 15.0.1497.18;\n Mon, 3 Jan 2022 18:29:35 +0000", "from nvidia.com (172.20.187.6) by rnnvmail201.nvidia.com\n (10.129.68.8) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384) id 15.2.986.9; Mon, 3 Jan 2022\n 10:29:35 -0800" ], "ARC-Seal": "i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none;\n b=W6kGekkI0xL+PEH5nooTbUtDPObYoE+vAgk83kv0nD/Ddu3AgVgiWUBk6ITnOvcn006eWgwgh+1LwHi0eWbKb156o7qws/lGYVHBI4irLIVpVU6Edobg0h8SqrUjb8ZYQxmkAmb6Z6ocYeb8Hl2NFrlppXZNT82w56g8IDO4tOl6mW4g16JoxkySquX2k7M+ZMr6sXLtfgaOdYSLNAoPrsyIZ2wcToUALZaLW5iii302h+DoSvU4tXju3aaHbHqWaJdpIw1hSDbuvAzHaO82LyMfQ0VKRHv+u+7KAgZncx4NMvLhLrcDqjzcNcvZ++w26iHGVF8/38Z/DdnNBLCGXQ==", "ARC-Message-Signature": "i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;\n s=arcselector9901;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;\n bh=1I7bbJBUHfbkz49nDILaI2CWQz6uYo+22tb4B43xjlk=;\n b=ne20ue2+Ldq9u8XPBF1QaaBaewfidQcO7UI82HzUq0Dt1CVEwKVgZ7AWQvM9AkJ4k39Xz4+iHUtkFdimxSs7/KFJjT37kNRGA1dXI7MSRvoJhpxyLXObqVLluttPKUHyhG/9U/XkTwIOcn4AxYI1ZhyXEYSLND0ZZ3rvGEio78o30tm0Gzb9daJzW5PGJ8U4kGaA9F6RmsEsOkBwoK2xf8eiYkCYMPFaxlYcahdumUPVHNa9X24bC2RI+iYmRyGyL0m13kVsOvGNZ1Nu9PAluEOd7G9qAae9r67ly9o3MJrTEffPHu1fg+5pPhYR3gx4122/jzgutF4xLQ4jjUvsYg==", "ARC-Authentication-Results": "i=1; mx.microsoft.com 1; spf=pass (sender ip is\n 12.22.5.238) smtp.rcpttodomain=dpdk.org smtp.mailfrom=nvidia.com; dmarc=pass\n (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none\n (message not signed); arc=none", "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com;\n s=selector2;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=1I7bbJBUHfbkz49nDILaI2CWQz6uYo+22tb4B43xjlk=;\n b=S6042/VG0VhgAe4zahBMSh5/YO3kS5SaAuHv1Iqj7tF9E+AJ7NHfmTkfn5O2JWD028Dkp+Jht3epA0xjASxRW4NO4Bk9ReD2rVSKph08DF3GYqCVZ8ME/WOrKsDd2rrkEapALCE9VEWTtI4bnsRDY1w/cMjkv9z2aOiuVc9VahLY8CTlqtzrxSeCPo5qjpvZWWuJ9ne2+NfQxi2Rbj1AWr//T6yS5cOem2pWSTzc2rMfkIeiTEySemQbb520J4BaOHSIgLGAVHh2xKmz9SSHyW/chH1L23of/BsgfVX7LGDgzD/ftU3clu5GTEZfE9uGA6wAz3S8F2AhsRI5SdxnXQ==", "X-MS-Exchange-Authentication-Results": "spf=pass (sender IP is 12.22.5.238)\n smtp.mailfrom=nvidia.com; dkim=none (message not signed)\n header.d=none;dmarc=pass action=none header.from=nvidia.com;", "Received-SPF": "Pass (protection.outlook.com: domain of nvidia.com designates\n 12.22.5.238 as permitted sender) receiver=protection.outlook.com;\n client-ip=12.22.5.238; helo=mail.nvidia.com;", "From": "<eagostini@nvidia.com>", "To": "<dev@dpdk.org>", "CC": "Elena Agostini <eagostini@nvidia.com>", "Subject": "[PATCH v2] gpudev: pin GPU memory", "Date": "Tue, 4 Jan 2022 02:39:25 +0000", "Message-ID": "<20220104023925.14257-1-eagostini@nvidia.com>", "X-Mailer": "git-send-email 2.17.1", "MIME-Version": "1.0", "Content-Type": "text/plain", "X-Originating-IP": "[172.20.187.6]", "X-ClientProxiedBy": "HQMAIL111.nvidia.com (172.20.187.18) To\n rnnvmail201.nvidia.com (10.129.68.8)", "X-EOPAttributedMessage": "0", "X-MS-PublicTrafficType": "Email", "X-MS-Office365-Filtering-Correlation-Id": "abe6f98f-aa8e-45b4-4174-08d9cee6ff0c", "X-MS-TrafficTypeDiagnostic": "PH0PR12MB5481:EE_", "X-Microsoft-Antispam-PRVS": "\n <PH0PR12MB5481A2B33B89B39A655756ECCD499@PH0PR12MB5481.namprd12.prod.outlook.com>", "X-MS-Oob-TLC-OOBClassifiers": "OLM:267;", "X-MS-Exchange-SenderADCheck": "1", "X-MS-Exchange-AntiSpam-Relay": "0", "X-Microsoft-Antispam": "BCL:0;", "X-Microsoft-Antispam-Message-Info": "\n XpoUi19pLU322fbwRAld7NBgq/jN4RBj6fTdrrQuq2U5LB1p0LPVbs3deK6HCCXO8UqTHiYva+ufFtKngqHz78x5aZyazKtvNzkKBJq4FHDmdPtwIvDCLAM0eiCKlGriHGExcqZn4oaTtPZ11U1nKL0Myy4UH0JiGVu5flIyrDmhcIN7Hs9APFGNsf3VQnEKJGzHmXcR4+NrAvaNnjzlYM31liY6j5h1OECq9D2uXs9aDdibOdjYG0wvB6I1/5IQN8z3dayWHa7nlJKm/vQQgBM016opbnubrMM4eNY6XhP9Pt8yN5sxQQaQKsMxKgtKTJuPcz8p9imisBj+HV/yUt1yJGWb/W1hd+vl76MJzb4mPWN1w14vrq4BFlePcly9LDb2y89l3VT4gpJiWG7HLHA+1VoFDlG3RobYMnp5ah9rPtImEgovxNqMW9lPKCYCpqWPUqECxjZnuiPJ/llMaLll+XYJd6huf31y8PhqwvLOAkPUVImYjv6JNghFkB/a5Vh81TWPXnYt3aLM+/BvyMXxLGsulbv6HqtWFOp2YKk60KO5xm88XsYQDk8GIKaLs9PTjxQN6aovuWgerEAQQUb6v4qTKZ3bk3IEKdKn6YpZQcR3UqXFUQZIoAf/FfbOXdbHn6bRSSdFL8olJn5Qz+W5lbwn4TRyL5LzRv1tSuikosWNKyoUk2QfRmliSTxTZ7lhTaxuMMpnzI2V4yO6nRkAZCiQpSDzBVGKFyOgmTtoGz9eWSZoR7/NQtLGnyOuzqB4UzXQT52T0iV7acr/Xz23h0gJc4uCI9ByQVdWECI=", "X-Forefront-Antispam-Report": "CIP:12.22.5.238; CTRY:US; LANG:en; SCL:1; SRV:;\n IPV:CAL; SFV:NSPM; H:mail.nvidia.com; PTR:InfoNoRecords; CAT:NONE;\n SFS:(4636009)(46966006)(36840700001)(40470700002)(55016003)(82310400004)(7696005)(2616005)(70586007)(2906002)(508600001)(26005)(426003)(83380400001)(86362001)(1076003)(36756003)(186003)(40460700001)(356005)(8676002)(4326008)(5660300002)(16526019)(70206006)(6916009)(107886003)(81166007)(6286002)(47076005)(8936002)(36860700001)(336012)(6666004)(2876002)(316002)(36900700001);\n DIR:OUT; SFP:1101;", "X-OriginatorOrg": "Nvidia.com", "X-MS-Exchange-CrossTenant-OriginalArrivalTime": "03 Jan 2022 18:29:36.5335 (UTC)", "X-MS-Exchange-CrossTenant-Network-Message-Id": "\n abe6f98f-aa8e-45b4-4174-08d9cee6ff0c", "X-MS-Exchange-CrossTenant-Id": "43083d15-7273-40c1-b7db-39efd9ccc17a", "X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp": "\n TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[12.22.5.238];\n Helo=[mail.nvidia.com]", "X-MS-Exchange-CrossTenant-AuthSource": "\n DM6NAM11FT023.eop-nam11.prod.protection.outlook.com", "X-MS-Exchange-CrossTenant-AuthAs": "Anonymous", "X-MS-Exchange-CrossTenant-FromEntityHeader": "HybridOnPrem", "X-MS-Exchange-Transport-CrossTenantHeadersStamped": "PH0PR12MB5481", "X-BeenThere": "dev@dpdk.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "DPDK patches and discussions <dev.dpdk.org>", "List-Unsubscribe": "<https://mails.dpdk.org/options/dev>,\n <mailto:dev-request@dpdk.org?subject=unsubscribe>", "List-Archive": "<http://mails.dpdk.org/archives/dev/>", "List-Post": "<mailto:dev@dpdk.org>", "List-Help": "<mailto:dev-request@dpdk.org?subject=help>", "List-Subscribe": "<https://mails.dpdk.org/listinfo/dev>,\n <mailto:dev-request@dpdk.org?subject=subscribe>", "Errors-To": "dev-bounces@dpdk.org" }, "content": "From: Elena Agostini <eagostini@nvidia.com>\n\nEnable the possibility to make a GPU memory area accessible from\nthe CPU.\n\nGPU memory has to be allocated via rte_gpu_mem_alloc().\n\nThis patch allows the gpudev library to pin, through the GPU driver,\na chunk of GPU memory and to return a memory pointer usable\nby the CPU to access the GPU memory area.\n\nSigned-off-by: Elena Agostini <eagostini@nvidia.com>\n---\n lib/gpudev/gpudev.c | 47 +++++++++++++++++++++++++++++++++++\n lib/gpudev/gpudev_driver.h | 6 +++++\n lib/gpudev/rte_gpudev.h | 50 ++++++++++++++++++++++++++++++++++++++\n lib/gpudev/version.map | 2 ++\n 4 files changed, 105 insertions(+)", "diff": "diff --git a/lib/gpudev/gpudev.c b/lib/gpudev/gpudev.c\nindex 9ae36dbae9..ca627e44b3 100644\n--- a/lib/gpudev/gpudev.c\n+++ b/lib/gpudev/gpudev.c\n@@ -634,6 +634,53 @@ rte_gpu_mem_unregister(int16_t dev_id, void *ptr)\n \treturn GPU_DRV_RET(dev->ops.mem_unregister(dev, ptr));\n }\n \n+int\n+rte_gpu_mem_pin(int16_t dev_id, size_t size, void *ptr)\n+{\n+\tstruct rte_gpu *dev;\n+\n+\tdev = gpu_get_by_id(dev_id);\n+\tif (dev == NULL) {\n+\t\tGPU_LOG(ERR, \"pin mem for invalid device ID %d\", dev_id);\n+\t\trte_errno = ENODEV;\n+\t\treturn -rte_errno;\n+\t}\n+\n+\tif (dev->ops.mem_pin == NULL) {\n+\t\tGPU_LOG(ERR, \"mem pinning not supported\");\n+\t\trte_errno = ENOTSUP;\n+\t\treturn -rte_errno;\n+\t}\n+\n+\tif (ptr == NULL || size == 0) /* dry-run */\n+\t\treturn 0;\n+\n+\treturn GPU_DRV_RET(dev->ops.mem_pin(dev, size, ptr));\n+}\n+\n+int\n+rte_gpu_mem_unpin(int16_t dev_id, void *ptr)\n+{\n+\tstruct rte_gpu *dev;\n+\n+\tdev = gpu_get_by_id(dev_id);\n+\tif (dev == NULL) {\n+\t\tGPU_LOG(ERR, \"unpin mem for invalid device ID %d\", dev_id);\n+\t\trte_errno = ENODEV;\n+\t\treturn -rte_errno;\n+\t}\n+\n+\tif (dev->ops.mem_unpin == NULL) {\n+\t\trte_errno = ENOTSUP;\n+\t\treturn -rte_errno;\n+\t}\n+\n+\tif (ptr == NULL) /* dry-run */\n+\t\treturn 0;\n+\n+\treturn GPU_DRV_RET(dev->ops.mem_unpin(dev, ptr));\n+}\n+\n int\n rte_gpu_wmb(int16_t dev_id)\n {\ndiff --git a/lib/gpudev/gpudev_driver.h b/lib/gpudev/gpudev_driver.h\nindex cb7b101f2f..13dd8dac43 100644\n--- a/lib/gpudev/gpudev_driver.h\n+++ b/lib/gpudev/gpudev_driver.h\n@@ -31,6 +31,8 @@ typedef int (rte_gpu_mem_alloc_t)(struct rte_gpu *dev, size_t size, void **ptr);\n typedef int (rte_gpu_mem_free_t)(struct rte_gpu *dev, void *ptr);\n typedef int (rte_gpu_mem_register_t)(struct rte_gpu *dev, size_t size, void *ptr);\n typedef int (rte_gpu_mem_unregister_t)(struct rte_gpu *dev, void *ptr);\n+typedef int (rte_gpu_mem_pin_t)(struct rte_gpu *dev, size_t size, void *ptr);\n+typedef int (rte_gpu_mem_unpin_t)(struct rte_gpu *dev, void *ptr);\n typedef int (rte_gpu_wmb_t)(struct rte_gpu *dev);\n \n struct rte_gpu_ops {\n@@ -46,6 +48,10 @@ struct rte_gpu_ops {\n \trte_gpu_mem_register_t *mem_register;\n \t/* Unregister CPU memory from device. */\n \trte_gpu_mem_unregister_t *mem_unregister;\n+\t/* Pin GPU memory. */\n+\trte_gpu_mem_pin_t *mem_pin;\n+\t/* Unpin GPU memory. */\n+\trte_gpu_mem_unpin_t *mem_unpin;\n \t/* Enforce GPU write memory barrier. */\n \trte_gpu_wmb_t *wmb;\n };\ndiff --git a/lib/gpudev/rte_gpudev.h b/lib/gpudev/rte_gpudev.h\nindex fa3f3aad4f..0a9033c6e0 100644\n--- a/lib/gpudev/rte_gpudev.h\n+++ b/lib/gpudev/rte_gpudev.h\n@@ -447,6 +447,56 @@ int rte_gpu_mem_register(int16_t dev_id, size_t size, void *ptr);\n __rte_experimental\n int rte_gpu_mem_unregister(int16_t dev_id, void *ptr);\n \n+/**\n+ * @warning\n+ * @b EXPERIMENTAL: this API may change without prior notice.\n+ *\n+ * Pin a chunk of GPU memory to make it accessible from the CPU\n+ * using the memory pointer returned by the function.\n+ * GPU memory has to be allocated via rte_gpu_mem_alloc().\n+ *\n+ * @param dev_id\n+ * Device ID requiring pinned memory.\n+ * @param size\n+ * Number of bytes to pin.\n+ * Requesting 0 will do nothing.\n+ * @param ptr\n+ * Pointer to the GPU memory area to be pinned.\n+ * NULL is a no-op accepted value.\n+\n+ * @return\n+ * A pointer to the pinned GPU memory usable by the CPU, otherwise NULL and rte_errno is set:\n+ * - ENODEV if invalid dev_id\n+ * - EINVAL if reserved flags\n+ * - ENOTSUP if operation not supported by the driver\n+ * - E2BIG if size is higher than limit\n+ * - ENOMEM if out of space\n+ * - EPERM if driver error\n+ */\n+__rte_experimental\n+int rte_gpu_mem_pin(int16_t dev_id, size_t size, void *ptr);\n+\n+/**\n+ * @warning\n+ * @b EXPERIMENTAL: this API may change without prior notice.\n+ *\n+ * Unpin a chunk of GPU memory previously pinned with rte_gpu_mem_pin()\n+ *\n+ * @param dev_id\n+ * Reference device ID.\n+ * @param ptr\n+ * Pointer to the memory area to be unpinned.\n+ * NULL is a no-op accepted value.\n+ *\n+ * @return\n+ * 0 on success, -rte_errno otherwise:\n+ * - ENODEV if invalid dev_id\n+ * - ENOTSUP if operation not supported by the driver\n+ * - EPERM if driver error\n+ */\n+__rte_experimental\n+int rte_gpu_mem_unpin(int16_t dev_id, void *ptr);\n+\n /**\n * @warning\n * @b EXPERIMENTAL: this API may change without prior notice.\ndiff --git a/lib/gpudev/version.map b/lib/gpudev/version.map\nindex 2e414c65cc..8fb0f4623b 100644\n--- a/lib/gpudev/version.map\n+++ b/lib/gpudev/version.map\n@@ -21,7 +21,9 @@ EXPERIMENTAL {\n \trte_gpu_is_valid;\n \trte_gpu_mem_alloc;\n \trte_gpu_mem_free;\n+\trte_gpu_mem_pin;\n \trte_gpu_mem_register;\n+\trte_gpu_mem_unpin;\n \trte_gpu_mem_unregister;\n \trte_gpu_wmb;\n };\n", "prefixes": [ "v2" ] }