Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/101939/?format=api
{ "id": 101939, "url": "https://patches.dpdk.org/api/patches/101939/?format=api", "web_url": "https://patches.dpdk.org/project/dpdk/patch/1634543500-128-1-git-send-email-anoobj@marvell.com/", "project": { "id": 1, "url": "https://patches.dpdk.org/api/projects/1/?format=api", "name": "DPDK", "link_name": "dpdk", "list_id": "dev.dpdk.org", "list_email": "dev@dpdk.org", "web_url": "http://core.dpdk.org", "scm_url": "git://dpdk.org/dpdk", "webscm_url": "http://git.dpdk.org/dpdk", "list_archive_url": "https://inbox.dpdk.org/dev", "list_archive_url_format": "https://inbox.dpdk.org/dev/{}", "commit_url_format": "" }, "msgid": "<1634543500-128-1-git-send-email-anoobj@marvell.com>", "list_archive_url": "https://inbox.dpdk.org/dev/1634543500-128-1-git-send-email-anoobj@marvell.com", "date": "2021-10-18T07:51:39", "name": "[1/2] common/cnxk: align CPT queue depth to power of 2", "commit_ref": null, "pull_url": null, "state": "accepted", "archived": true, "hash": "8c4b13eb9041ca0b581c63d24945d3f6833d8d9e", "submitter": { "id": 1205, "url": "https://patches.dpdk.org/api/people/1205/?format=api", "name": "Anoob Joseph", "email": "anoobj@marvell.com" }, "delegate": { "id": 6690, "url": "https://patches.dpdk.org/api/users/6690/?format=api", "username": "akhil", "first_name": "akhil", "last_name": "goyal", "email": "gakhil@marvell.com" }, "mbox": "https://patches.dpdk.org/project/dpdk/patch/1634543500-128-1-git-send-email-anoobj@marvell.com/mbox/", "series": [ { "id": 19721, "url": "https://patches.dpdk.org/api/series/19721/?format=api", "web_url": "https://patches.dpdk.org/project/dpdk/list/?series=19721", "date": "2021-10-18T07:51:39", "name": "[1/2] common/cnxk: align CPT queue depth to power of 2", "version": 1, "mbox": "https://patches.dpdk.org/series/19721/mbox/" } ], "comments": "https://patches.dpdk.org/api/patches/101939/comments/", "check": "success", "checks": "https://patches.dpdk.org/api/patches/101939/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<dev-bounces@dpdk.org>", "X-Original-To": "patchwork@inbox.dpdk.org", "Delivered-To": "patchwork@inbox.dpdk.org", "Received": [ "from mails.dpdk.org (mails.dpdk.org [217.70.189.124])\n\tby inbox.dpdk.org (Postfix) with ESMTP id 5ECA2A0C43;\n\tMon, 18 Oct 2021 09:51:56 +0200 (CEST)", "from [217.70.189.124] (localhost [127.0.0.1])\n\tby mails.dpdk.org (Postfix) with ESMTP id F163340141;\n\tMon, 18 Oct 2021 09:51:55 +0200 (CEST)", "from mx0b-0016f401.pphosted.com (mx0a-0016f401.pphosted.com\n [67.231.148.174])\n by mails.dpdk.org (Postfix) with ESMTP id DA5224003C\n for <dev@dpdk.org>; Mon, 18 Oct 2021 09:51:53 +0200 (CEST)", "from pps.filterd (m0045849.ppops.net [127.0.0.1])\n by mx0a-0016f401.pphosted.com (8.16.1.2/8.16.1.2) with SMTP id 19I3o0n3024862\n for <dev@dpdk.org>; Mon, 18 Oct 2021 00:51:52 -0700", "from dc5-exch01.marvell.com ([199.233.59.181])\n by mx0a-0016f401.pphosted.com with ESMTP id 3bs1bugr49-1\n (version=TLSv1.2 cipher=ECDHE-RSA-AES256-SHA384 bits=256 verify=NOT)\n for <dev@dpdk.org>; Mon, 18 Oct 2021 00:51:52 -0700", "from DC5-EXCH01.marvell.com (10.69.176.38) by DC5-EXCH01.marvell.com\n (10.69.176.38) with Microsoft SMTP Server (TLS) id 15.0.1497.18;\n Mon, 18 Oct 2021 00:51:51 -0700", "from maili.marvell.com (10.69.176.80) by DC5-EXCH01.marvell.com\n (10.69.176.38) with Microsoft SMTP Server id 15.0.1497.18 via Frontend\n Transport; Mon, 18 Oct 2021 00:51:51 -0700", "from HY-LT1002.marvell.com (HY-LT1002.marvell.com [10.28.176.218])\n by maili.marvell.com (Postfix) with ESMTP id D8D015E6865;\n Mon, 18 Oct 2021 00:51:48 -0700 (PDT)" ], "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=marvell.com;\n h=from : to : cc :\n subject : date : message-id : mime-version : content-transfer-encoding :\n content-type; s=pfpt0220; bh=DWeoVZDzdSWHUt2NZScCebk9/xbViCdg18XWUrr6xzw=;\n b=IB4FWvWcA0X924sd8wjNY0BCSvtnToeLp/Ad/CUuSojYPMiQJFMJ/wxxbzVm4izLGcRE\n VQOwTlGDxEc+waPFAGQO1ITC0mrTHtPfI8W9vdzcrRg3zP+iBGXNHiX6yZwU3xW4ckr8\n aUIp0Dl2VkJfU98HuDtRoPQfhUfC6oUXnoA14rZroiJFTPcs7ZueQCdef0oFDp45GTbq\n U/Ry7GI67jRnSE+oZ9c2n3Niyrzogdj74YvxGJG1pwf4Exn+oIoShBvVJphjWhZctL5M\n 7s4ObCFL7S5YJ612JfHxH1WJ3oSgq9b3Rwlq/ielsdNA2zlAwdZggjjJkWceFuRg8qb+ hQ==", "From": "Anoob Joseph <anoobj@marvell.com>", "To": "Akhil Goyal <gakhil@marvell.com>, Jerin Jacob <jerinj@marvell.com>", "CC": "Anoob Joseph <anoobj@marvell.com>, Archana Muniganti\n <marchana@marvell.com>,\n Tejasree Kondoj <ktejasree@marvell.com>, <dev@dpdk.org>", "Date": "Mon, 18 Oct 2021 13:21:39 +0530", "Message-ID": "<1634543500-128-1-git-send-email-anoobj@marvell.com>", "X-Mailer": "git-send-email 2.7.4", "MIME-Version": "1.0", "Content-Transfer-Encoding": "8bit", "Content-Type": "text/plain", "X-Proofpoint-GUID": "tt0pNHce1foGcpU7G-g_WNN2dtsL-W0r", "X-Proofpoint-ORIG-GUID": "tt0pNHce1foGcpU7G-g_WNN2dtsL-W0r", "X-Proofpoint-Virus-Version": "vendor=baseguard\n engine=ICAP:2.0.182.1,Aquarius:18.0.790,Hydra:6.0.425,FMLib:17.0.607.475\n definitions=2021-10-18_02,2021-10-14_02,2020-04-07_01", "Subject": "[dpdk-dev] [PATCH 1/2] common/cnxk: align CPT queue depth to power\n of 2", "X-BeenThere": "dev@dpdk.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "DPDK patches and discussions <dev.dpdk.org>", "List-Unsubscribe": "<https://mails.dpdk.org/options/dev>,\n <mailto:dev-request@dpdk.org?subject=unsubscribe>", "List-Archive": "<http://mails.dpdk.org/archives/dev/>", "List-Post": "<mailto:dev@dpdk.org>", "List-Help": "<mailto:dev-request@dpdk.org?subject=help>", "List-Subscribe": "<https://mails.dpdk.org/listinfo/dev>,\n <mailto:dev-request@dpdk.org?subject=subscribe>", "Errors-To": "dev-bounces@dpdk.org", "Sender": "\"dev\" <dev-bounces@dpdk.org>" }, "content": "Use CPT LF queue depth as power of 2 to aid in masked checks for pending\nqueue.\n\nSigned-off-by: Anoob Joseph <anoobj@marvell.com>\nAcked-by: Jerin Jacob Kollanukkaran <jerinj@marvell.com>\n---\n drivers/common/cnxk/roc_cpt.c | 3 +++\n 1 file changed, 3 insertions(+)", "diff": "diff --git a/drivers/common/cnxk/roc_cpt.c b/drivers/common/cnxk/roc_cpt.c\nindex 74ada6e..5674418 100644\n--- a/drivers/common/cnxk/roc_cpt.c\n+++ b/drivers/common/cnxk/roc_cpt.c\n@@ -568,6 +568,9 @@ cpt_lf_init(struct roc_cpt_lf *lf)\n \tif (lf->nb_desc == 0 || lf->nb_desc > CPT_LF_MAX_NB_DESC)\n \t\tlf->nb_desc = CPT_LF_DEFAULT_NB_DESC;\n \n+\t/* Update nb_desc to next power of 2 to aid in pending queue checks */\n+\tlf->nb_desc = plt_align32pow2(lf->nb_desc);\n+\n \t/* Allocate memory for instruction queue for CPT LF. */\n \tiq_mem = plt_zmalloc(cpt_lf_iq_mem_calc(lf->nb_desc), ROC_ALIGN);\n \tif (iq_mem == NULL)\n", "prefixes": [ "1/2" ] }