get:
Show a patch.

patch:
Update a patch.

put:
Update a patch.

GET /api/patches/101220/?format=api
HTTP 200 OK
Allow: GET, PUT, PATCH, HEAD, OPTIONS
Content-Type: application/json
Vary: Accept

{
    "id": 101220,
    "url": "https://patches.dpdk.org/api/patches/101220/?format=api",
    "web_url": "https://patches.dpdk.org/project/dpdk/patch/20211012124554.21296-11-talshn@nvidia.com/",
    "project": {
        "id": 1,
        "url": "https://patches.dpdk.org/api/projects/1/?format=api",
        "name": "DPDK",
        "link_name": "dpdk",
        "list_id": "dev.dpdk.org",
        "list_email": "dev@dpdk.org",
        "web_url": "http://core.dpdk.org",
        "scm_url": "git://dpdk.org/dpdk",
        "webscm_url": "http://git.dpdk.org/dpdk",
        "list_archive_url": "https://inbox.dpdk.org/dev",
        "list_archive_url_format": "https://inbox.dpdk.org/dev/{}",
        "commit_url_format": ""
    },
    "msgid": "<20211012124554.21296-11-talshn@nvidia.com>",
    "list_archive_url": "https://inbox.dpdk.org/dev/20211012124554.21296-11-talshn@nvidia.com",
    "date": "2021-10-12T12:45:51",
    "name": "[v2,10/13] net/mlx5: support VLAN stripping offload on Windows",
    "commit_ref": null,
    "pull_url": null,
    "state": "accepted",
    "archived": true,
    "hash": "7487b9b9a22b7335930bd4b2803868b0a31a96cf",
    "submitter": {
        "id": 1893,
        "url": "https://patches.dpdk.org/api/people/1893/?format=api",
        "name": "Tal Shnaiderman",
        "email": "talshn@nvidia.com"
    },
    "delegate": {
        "id": 3268,
        "url": "https://patches.dpdk.org/api/users/3268/?format=api",
        "username": "rasland",
        "first_name": "Raslan",
        "last_name": "Darawsheh",
        "email": "rasland@nvidia.com"
    },
    "mbox": "https://patches.dpdk.org/project/dpdk/patch/20211012124554.21296-11-talshn@nvidia.com/mbox/",
    "series": [
        {
            "id": 19558,
            "url": "https://patches.dpdk.org/api/series/19558/?format=api",
            "web_url": "https://patches.dpdk.org/project/dpdk/list/?series=19558",
            "date": "2021-10-12T12:45:41",
            "name": "Expand NIC offloads support on Windows",
            "version": 2,
            "mbox": "https://patches.dpdk.org/series/19558/mbox/"
        }
    ],
    "comments": "https://patches.dpdk.org/api/patches/101220/comments/",
    "check": "success",
    "checks": "https://patches.dpdk.org/api/patches/101220/checks/",
    "tags": {},
    "related": [],
    "headers": {
        "Return-Path": "<dev-bounces@dpdk.org>",
        "X-Original-To": "patchwork@inbox.dpdk.org",
        "Delivered-To": "patchwork@inbox.dpdk.org",
        "Received": [
            "from mails.dpdk.org (mails.dpdk.org [217.70.189.124])\n\tby inbox.dpdk.org (Postfix) with ESMTP id 995C9A0C47;\n\tTue, 12 Oct 2021 14:47:44 +0200 (CEST)",
            "from [217.70.189.124] (localhost [127.0.0.1])\n\tby mails.dpdk.org (Postfix) with ESMTP id 7E15F411C1;\n\tTue, 12 Oct 2021 14:47:03 +0200 (CEST)",
            "from NAM02-BN1-obe.outbound.protection.outlook.com\n (mail-bn1nam07on2060.outbound.protection.outlook.com [40.107.212.60])\n by mails.dpdk.org (Postfix) with ESMTP id 7BA9B41120\n for <dev@dpdk.org>; Tue, 12 Oct 2021 14:47:00 +0200 (CEST)",
            "from DM3PR14CA0134.namprd14.prod.outlook.com (2603:10b6:0:53::18) by\n MW2PR12MB2522.namprd12.prod.outlook.com (2603:10b6:907:f::28) with\n Microsoft\n SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n 15.20.4587.25; Tue, 12 Oct 2021 12:46:57 +0000",
            "from DM6NAM11FT032.eop-nam11.prod.protection.outlook.com\n (2603:10b6:0:53:cafe::d2) by DM3PR14CA0134.outlook.office365.com\n (2603:10b6:0:53::18) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4587.19 via Frontend\n Transport; Tue, 12 Oct 2021 12:46:57 +0000",
            "from mail.nvidia.com (216.228.112.34) by\n DM6NAM11FT032.mail.protection.outlook.com (10.13.173.93) with Microsoft SMTP\n Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384) id\n 15.20.4587.18 via Frontend Transport; Tue, 12 Oct 2021 12:46:57 +0000",
            "from nvidia.com (172.20.187.6) by HQMAIL107.nvidia.com\n (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1497.18; Tue, 12 Oct\n 2021 12:46:45 +0000"
        ],
        "ARC-Seal": "i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none;\n b=em6MFuINUCW3FxLLwv3pGak3U47Nw7eRS0BJhG5lN4H9B4fJF7Lsx+6L06Jokd2h6G/wfoiDb2e/28mQTDz3VfQ5wlpo1Ir0lOsRytRKGrGbQ8mz+CHeSjXaOynPgfdfWL5fuDnlF1aQjObh5oq6XbkyYMubkIuEkXePzVDTzBjmJ5jIxiRHIof/bwPkJ7D44OGyqB1l0RUMttPfqGnQ5Z2xMkHZze8S33Ch5gC2NanBHYLaPCXVTJa9ihwf9x0bFABd3e31J01f+JEDjqjMg6ghp1ZmJZnP2WHAJaPiqjn3PHVsiS/p3kNZ1qNcY5g0jcDK/u3MlGo3EG1e1G45sQ==",
        "ARC-Message-Signature": "i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;\n s=arcselector9901;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;\n bh=8Kx4nNwMjT4eeHpAyCI6MYquuRfbZZgbQgApN9QJHxg=;\n b=So2iNX5FqMmE1KFz3c/Dv3jTBNY86FqZjTe446IQQsjz5UAXEygU0vELExSOSnjNXJTC2dOUNTHfJURQR2QNBgQSOvURvuM3iRloIqAUBU5Hddi/cW7z53G6xiXU+iqwW/yWJLeX78lFo+LpZZJGLirSCvTymOFPTXztZL+IikyHUl0fLfa+0/Q5PYZ0Ikd0jrcMVGB8E0nLMBGLHTrWwoa8Q14yyC90GzuwcLUPmi/THhu/vYSnuzr+JzuHKTRSG/qeBbZa4qpQDoojoKp/K+9d/GNvzrAeoHMGOJBvXTvfs6IM1zeeA62gYAdf2IfZvJhohnu+l1gg/R2aPFun0Q==",
        "ARC-Authentication-Results": "i=1; mx.microsoft.com 1; spf=pass (sender ip is\n 216.228.112.34) smtp.rcpttodomain=monjalon.net smtp.mailfrom=nvidia.com;\n dmarc=pass (p=quarantine sp=quarantine pct=100) action=none\n header.from=nvidia.com; dkim=none (message not signed); arc=none",
        "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com;\n s=selector2;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=8Kx4nNwMjT4eeHpAyCI6MYquuRfbZZgbQgApN9QJHxg=;\n b=tltQ2FcXCMe1IZ8/V34IZkseDKlyNYZ/QpZxE5fR+F04U+z0XrLi+cokHkzFzeTNMrX63/W2ZgFQU1CtC0Lv+UJuaEBr9OWBs+TZgsdspypHpNrlIg2uvY2tHGNYJQJKK6d1a6ft5IJbconbzar5ZxD1oYCWxIeAhnPsRYP/IXLqBq22HG6Wc4jpCCF1c8y+QALT1UfjUwIWZTEmaX9g89LddVa91cmqzlCJkYxWZ6gn+b4myZuECXmyQ+c9t0+5ihtdN1+SyM/TS1n4hjpnYbuCDfpllehRALDa3f2geUWrBVIUCMursK1fYu6CPJ4FLuBvAou787bqcxiVdLbXCQ==",
        "X-MS-Exchange-Authentication-Results": "spf=pass (sender IP is 216.228.112.34)\n smtp.mailfrom=nvidia.com; monjalon.net; dkim=none (message not signed)\n header.d=none;monjalon.net; dmarc=pass action=none header.from=nvidia.com;",
        "Received-SPF": "Pass (protection.outlook.com: domain of nvidia.com designates\n 216.228.112.34 as permitted sender) receiver=protection.outlook.com;\n client-ip=216.228.112.34; helo=mail.nvidia.com;",
        "From": "Tal Shnaiderman <talshn@nvidia.com>",
        "To": "<dev@dpdk.org>",
        "CC": "<thomas@monjalon.net>, <matan@nvidia.com>, <rasland@nvidia.com>,\n <asafp@nvidia.com>, <viacheslavo@nvidia.com>, <eilong@nvidia.com>,\n <kcollins@nvidia.com>, <idanhac@nvidia.com>",
        "Date": "Tue, 12 Oct 2021 15:45:51 +0300",
        "Message-ID": "<20211012124554.21296-11-talshn@nvidia.com>",
        "X-Mailer": "git-send-email 2.16.1.windows.4",
        "In-Reply-To": "<20211012124554.21296-1-talshn@nvidia.com>",
        "References": "<20211012124554.21296-1-talshn@nvidia.com>",
        "MIME-Version": "1.0",
        "Content-Type": "text/plain",
        "X-Originating-IP": "[172.20.187.6]",
        "X-ClientProxiedBy": "HQMAIL111.nvidia.com (172.20.187.18) To\n HQMAIL107.nvidia.com (172.20.187.13)",
        "X-EOPAttributedMessage": "0",
        "X-MS-PublicTrafficType": "Email",
        "X-MS-Office365-Filtering-Correlation-Id": "1dd6e5ff-e734-48a4-fc65-08d98d7e606e",
        "X-MS-TrafficTypeDiagnostic": "MW2PR12MB2522:",
        "X-LD-Processed": "43083d15-7273-40c1-b7db-39efd9ccc17a,ExtAddr",
        "X-Microsoft-Antispam-PRVS": "\n <MW2PR12MB25224398227BB887758E9002A4B69@MW2PR12MB2522.namprd12.prod.outlook.com>",
        "X-MS-Oob-TLC-OOBClassifiers": "OLM:2449;",
        "X-MS-Exchange-SenderADCheck": "1",
        "X-MS-Exchange-AntiSpam-Relay": "0",
        "X-Microsoft-Antispam": "BCL:0;",
        "X-Microsoft-Antispam-Message-Info": "\n p6jdBAmqM7DJkk1Up0JjhsUw6jPKLsGQX6rNLkP188iHgIekgZDUbsFIruizTq9CT1fNPd4nCQCNldBwngvsUwlUBxAVCaETpkIZ05Mq/2LSib4nGCGJu0rcTAonNqpsqS9G9tm+f5ja62/4DKu1Px0jMiQmBMU6bT7motCEVukqvs02XmBwU3AKEo9sIOM5AHHyEJ7JO3vZJhKc19c3y4Dtfp7ZvcCySw1IP6LCWFBUXnKvstsS64xr26pn3mkxYedQHQHfuxBgvYwkeTLVywhOY/z8K3H7nbea0Lx5D07am9Y1WlKrpF3zPE1SyiJhaOhtKVW/Fo3Ja7TxT2XFDgrYy0mFyYEv4s8vWklHmdXwVpwqJiDqTk7qaMCRm4naqyNNvkawQWTSUavJu/9hvcaOgQET62rHxTXKYdxONJPHfTSalPjGZGePx/twkrdu8uSv5V1kZwa6OtuoB5+gS06A5vgtY3dUIO7SXMaDvnoEMOLtTgTlucVpnWaSGEWQChN7x7yB7CXEALcVNKUXZdamsPiXEL/Q9RMcmdsVyU/PlABbsyJIo1ebRX7u6imEG8BA58LjNHAgasEPslfnU7oFE5DsPGb8ERAFkzphJsQ3bFRR7+/mGVzgGRMTIiCo+yBm2FMTjbGRqDxloIXZCZgNPE+Ty7jkaBsvMazb+zh0QmsMy7PYYeEOIj81HZMBvcHcrbLbSptII0PjsxJ3ZZ2x2mH5U06hUP1g4786Ggk=",
        "X-Forefront-Antispam-Report": "CIP:216.228.112.34; CTRY:US; LANG:en; SCL:1;\n SRV:;\n IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:schybrid03.nvidia.com; CAT:NONE;\n SFS:(4636009)(36840700001)(46966006)(336012)(8676002)(36860700001)(426003)(107886003)(1076003)(8936002)(4326008)(2906002)(82310400003)(356005)(26005)(47076005)(6916009)(7696005)(2616005)(7636003)(55016002)(16526019)(186003)(5660300002)(36756003)(83380400001)(36906005)(508600001)(6286002)(54906003)(70206006)(70586007)(316002)(86362001)(6666004)(168613001);\n DIR:OUT; SFP:1101;",
        "X-OriginatorOrg": "Nvidia.com",
        "X-MS-Exchange-CrossTenant-OriginalArrivalTime": "12 Oct 2021 12:46:57.1929 (UTC)",
        "X-MS-Exchange-CrossTenant-Network-Message-Id": "\n 1dd6e5ff-e734-48a4-fc65-08d98d7e606e",
        "X-MS-Exchange-CrossTenant-Id": "43083d15-7273-40c1-b7db-39efd9ccc17a",
        "X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp": "\n TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.112.34];\n Helo=[mail.nvidia.com]",
        "X-MS-Exchange-CrossTenant-AuthSource": "\n DM6NAM11FT032.eop-nam11.prod.protection.outlook.com",
        "X-MS-Exchange-CrossTenant-AuthAs": "Anonymous",
        "X-MS-Exchange-CrossTenant-FromEntityHeader": "HybridOnPrem",
        "X-MS-Exchange-Transport-CrossTenantHeadersStamped": "MW2PR12MB2522",
        "Subject": "[dpdk-dev] [PATCH v2 10/13] net/mlx5: support VLAN stripping\n offload on Windows",
        "X-BeenThere": "dev@dpdk.org",
        "X-Mailman-Version": "2.1.29",
        "Precedence": "list",
        "List-Id": "DPDK patches and discussions <dev.dpdk.org>",
        "List-Unsubscribe": "<https://mails.dpdk.org/options/dev>,\n <mailto:dev-request@dpdk.org?subject=unsubscribe>",
        "List-Archive": "<http://mails.dpdk.org/archives/dev/>",
        "List-Post": "<mailto:dev@dpdk.org>",
        "List-Help": "<mailto:dev-request@dpdk.org?subject=help>",
        "List-Subscribe": "<https://mails.dpdk.org/listinfo/dev>,\n <mailto:dev-request@dpdk.org?subject=subscribe>",
        "Errors-To": "dev-bounces@dpdk.org",
        "Sender": "\"dev\" <dev-bounces@dpdk.org>"
    },
    "content": "Support of the VLAN stripping offloading by checking\nthe relevant FW capability (vlan_cap) for NIC support.\n\nSupported offload:\n\nDEV_RX_OFFLOAD_VLAN_STRIP\n\nSigned-off-by: Tal Shnaiderman <talshn@nvidia.com>\nAcked-by: Matan Azrad <matan@nvidia.com>\nTested-by: Idan Hackmon <idanhac@nvidia.com>\n---\n drivers/net/mlx5/windows/mlx5_flow_os.h | 1 +\n drivers/net/mlx5/windows/mlx5_os.c      | 5 +++--\n 2 files changed, 4 insertions(+), 2 deletions(-)",
    "diff": "diff --git a/drivers/net/mlx5/windows/mlx5_flow_os.h b/drivers/net/mlx5/windows/mlx5_flow_os.h\nindex df92f25ce6..dfcb012334 100644\n--- a/drivers/net/mlx5/windows/mlx5_flow_os.h\n+++ b/drivers/net/mlx5/windows/mlx5_flow_os.h\n@@ -44,6 +44,7 @@ mlx5_flow_os_item_supported(int item)\n \tcase RTE_FLOW_ITEM_TYPE_UDP:\n \tcase RTE_FLOW_ITEM_TYPE_TCP:\n \tcase RTE_FLOW_ITEM_TYPE_IPV6:\n+\tcase RTE_FLOW_ITEM_TYPE_VLAN:\n \t\treturn true;\n \tdefault:\n \t\treturn false;\ndiff --git a/drivers/net/mlx5/windows/mlx5_os.c b/drivers/net/mlx5/windows/mlx5_os.c\nindex 194cb7d9ad..5b941cdb19 100644\n--- a/drivers/net/mlx5/windows/mlx5_os.c\n+++ b/drivers/net/mlx5/windows/mlx5_os.c\n@@ -489,8 +489,6 @@ mlx5_dev_spawn(struct rte_device *dpdk_dev,\n \t\tconfig->ind_table_max_size = ETH_RSS_RETA_SIZE_512;\n \tDRV_LOG(DEBUG, \"maximum Rx indirection table size is %u\",\n \t\tconfig->ind_table_max_size);\n-\tDRV_LOG(DEBUG, \"VLAN stripping is %ssupported\",\n-\t\t(config->hw_vlan_strip ? \"\" : \"not \"));\n \tif (config->hw_padding) {\n \t\tDRV_LOG(DEBUG, \"Rx end alignment padding isn't supported\");\n \t\tconfig->hw_padding = 0;\n@@ -524,6 +522,9 @@ mlx5_dev_spawn(struct rte_device *dpdk_dev,\n \t\tconfig->hw_csum = config->hca_attr.csum_cap;\n \t\tDRV_LOG(DEBUG, \"checksum offloading is %ssupported\",\n \t\t    (config->hw_csum ? \"\" : \"not \"));\n+\t\tconfig->hw_vlan_strip = config->hca_attr.vlan_cap;\n+\t\tDRV_LOG(DEBUG, \"VLAN stripping is %ssupported\",\n+\t\t\t(config->hw_vlan_strip ? \"\" : \"not \"));\n \t}\n \tif (config->devx) {\n \t\tuint32_t reg[MLX5_ST_SZ_DW(register_mtutc)];\n",
    "prefixes": [
        "v2",
        "10/13"
    ]
}