Cover Detail
Show a cover letter.
GET /api/covers/79210/?format=api
{ "id": 79210, "url": "https://patches.dpdk.org/api/covers/79210/?format=api", "web_url": "https://patches.dpdk.org/project/dpdk/cover/1601393761-11588-1-git-send-email-mairtin.oloingsigh@intel.com/", "project": { "id": 1, "url": "https://patches.dpdk.org/api/projects/1/?format=api", "name": "DPDK", "link_name": "dpdk", "list_id": "dev.dpdk.org", "list_email": "dev@dpdk.org", "web_url": "http://core.dpdk.org", "scm_url": "git://dpdk.org/dpdk", "webscm_url": "http://git.dpdk.org/dpdk", "list_archive_url": "https://inbox.dpdk.org/dev", "list_archive_url_format": "https://inbox.dpdk.org/dev/{}", "commit_url_format": "" }, "msgid": "<1601393761-11588-1-git-send-email-mairtin.oloingsigh@intel.com>", "list_archive_url": "https://inbox.dpdk.org/dev/1601393761-11588-1-git-send-email-mairtin.oloingsigh@intel.com", "date": "2020-09-29T15:35:59", "name": "[v3,0/2] net: add CRC run-time checks and AVX512/VPCLMULQDQ based CRC", "submitter": { "id": 1605, "url": "https://patches.dpdk.org/api/people/1605/?format=api", "name": "Mairtin o Loingsigh", "email": "mairtin.oloingsigh@intel.com" }, "mbox": "https://patches.dpdk.org/project/dpdk/cover/1601393761-11588-1-git-send-email-mairtin.oloingsigh@intel.com/mbox/", "series": [ { "id": 12596, "url": "https://patches.dpdk.org/api/series/12596/?format=api", "web_url": "https://patches.dpdk.org/project/dpdk/list/?series=12596", "date": "2020-09-29T15:36:01", "name": "net: add CRC run-time checks and AVX512/VPCLMULQDQ based CRC", "version": 3, "mbox": "https://patches.dpdk.org/series/12596/mbox/" } ], "comments": "https://patches.dpdk.org/api/covers/79210/comments/", "headers": { "Return-Path": "<dev-bounces@dpdk.org>", "X-Original-To": "patchwork@inbox.dpdk.org", "Delivered-To": "patchwork@inbox.dpdk.org", "Received": [ "from dpdk.org (dpdk.org [92.243.14.124])\n\tby inbox.dpdk.org (Postfix) with ESMTP id 65536A04BC;\n\tTue, 29 Sep 2020 17:37:07 +0200 (CEST)", "from [92.243.14.124] (localhost [127.0.0.1])\n\tby dpdk.org (Postfix) with ESMTP id CC85E1D9E3;\n\tTue, 29 Sep 2020 17:36:19 +0200 (CEST)", "from mga18.intel.com (mga18.intel.com [134.134.136.126])\n by dpdk.org (Postfix) with ESMTP id 5ED9C1D6C0\n for <dev@dpdk.org>; Tue, 29 Sep 2020 17:36:15 +0200 (CEST)", "from orsmga003.jf.intel.com ([10.7.209.27])\n by orsmga106.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384;\n 29 Sep 2020 08:36:08 -0700", "from irvmail001.ir.intel.com ([163.33.26.43])\n by orsmga003.jf.intel.com with ESMTP; 29 Sep 2020 08:36:07 -0700", "from sivswdev08.ir.intel.com (sivswdev08.ir.intel.com\n [10.237.217.47])\n by irvmail001.ir.intel.com (8.14.3/8.13.6/MailSET/Hub) with ESMTP id\n 08TFa63f010455; Tue, 29 Sep 2020 16:36:06 +0100", "from sivswdev08.ir.intel.com (localhost [127.0.0.1])\n by sivswdev08.ir.intel.com with ESMTP id 08TFa67S011854;\n Tue, 29 Sep 2020 16:36:06 +0100", "(from moloings@localhost)\n by sivswdev08.ir.intel.com with LOCAL id 08TFa6ZC011850;\n Tue, 29 Sep 2020 16:36:06 +0100" ], "IronPort-SDR": [ "\n nlPtAJvAlK51Q4F1IssnszdxKmqEsqQm3xESZeCGCIQqX+3v3PlLNwBZrb4lo1qYXZUkshk3AE\n ll9T0emTR4yA==", "\n b1XK+dPiZ8quVXfEsAB/YbgcXm28s1iLO5iL6c4Zx855Xjy5PMC6EGOBx0Rki7l3df+Wm1RwaD\n iyaX7YWKyl9Q==" ], "X-IronPort-AV": [ "E=McAfee;i=\"6000,8403,9759\"; a=\"149997315\"", "E=Sophos;i=\"5.77,319,1596524400\"; d=\"scan'208\";a=\"149997315\"", "E=Sophos;i=\"5.77,319,1596524400\"; d=\"scan'208\";a=\"307805448\"" ], "X-Amp-Result": "SKIPPED(no attachment in message)", "X-Amp-File-Uploaded": "False", "X-ExtLoop1": "1", "From": "Mairtin o Loingsigh <mairtin.oloingsigh@intel.com>", "To": "jasvinder.singh@intel.com, bruce.richardson@intel.com,\n pablo.de.lara.guarch@intel.com", "Cc": "dev@dpdk.org, brendan.ryan@intel.com, david.coyle@intel.com,\n Mairtin o Loingsigh <mairtin.oloingsigh@intel.com>", "Date": "Tue, 29 Sep 2020 16:35:59 +0100", "Message-Id": "<1601393761-11588-1-git-send-email-mairtin.oloingsigh@intel.com>", "X-Mailer": "git-send-email 1.7.0.7", "Subject": "[dpdk-dev] [PATCH v3 0/2] net: add CRC run-time checks and\n\tAVX512/VPCLMULQDQ based CRC", "X-BeenThere": "dev@dpdk.org", "X-Mailman-Version": "2.1.15", "Precedence": "list", "List-Id": "DPDK patches and discussions <dev.dpdk.org>", "List-Unsubscribe": "<https://mails.dpdk.org/options/dev>,\n <mailto:dev-request@dpdk.org?subject=unsubscribe>", "List-Archive": "<http://mails.dpdk.org/archives/dev/>", "List-Post": "<mailto:dev@dpdk.org>", "List-Help": "<mailto:dev-request@dpdk.org?subject=help>", "List-Subscribe": "<https://mails.dpdk.org/listinfo/dev>,\n <mailto:dev-request@dpdk.org?subject=subscribe>", "Errors-To": "dev-bounces@dpdk.org", "Sender": "\"dev\" <dev-bounces@dpdk.org>" }, "content": "This patchset makes two significant enhancements to the CRC modules of\nthe rte_net library:\n\n1) Adds run-time selection of the optimal architecture-specific CRC path.\n Previously the selection was solely made at compile-time, meaning it\n could only be built and run on the same generation of CPU. Adding\n run-time selection ability means this can be used from distro packages\n and/or DPDK can be compiled on an older CPU and run on a newer CPU.\n2) Adds an optimized CRC implementation based on the AVX512 and\n VPCLMULQDQ instruction sets.\n \nFor further details, please see the commit messages of the individual\npatches.\n\nv2:\n* Added support for run-time selection of optimal architecture-specific\n CRC, based on v1 review comment.\n* Added full working AVX512/VPCLMULDQD support for CRC32-Ethernet and\n CRC16-CCITT.\n\nv1:\n* Initial version, with incomplete AVX512/VPCLMULDQD support for\n CRC32-Ethernet only.\n\nMairtin o Loingsigh (2):\n net: add run-time architecture specific CRC selection\n net: add support for AVX512/VPCLMULQDQ based CRC\n\n app/test/test_crc.c | 11 +-\n config/x86/meson.build | 6 +-\n doc/guides/rel_notes/release_20_11.rst | 6 +\n lib/librte_net/meson.build | 89 ++++-\n lib/librte_net/net_crc.h | 45 +++\n lib/librte_net/net_crc_avx512.c | 424 ++++++++++++++++++++++\n lib/librte_net/{net_crc_neon.h => net_crc_neon.c} | 27 +-\n lib/librte_net/{net_crc_sse.h => net_crc_sse.c} | 34 +-\n lib/librte_net/rte_net_crc.c | 100 +++--\n lib/librte_net/rte_net_crc.h | 4 +-\n 10 files changed, 674 insertions(+), 72 deletions(-)\n create mode 100644 lib/librte_net/net_crc.h\n create mode 100644 lib/librte_net/net_crc_avx512.c\n rename lib/librte_net/{net_crc_neon.h => net_crc_neon.c} (95%)\n rename lib/librte_net/{net_crc_sse.h => net_crc_sse.c} (94%)" }