From patchwork Thu Nov 16 16:03:26 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jesna K E X-Patchwork-Id: 134428 X-Patchwork-Delegate: ferruh.yigit@amd.com Return-Path: X-Original-To: patchwork@inbox.dpdk.org Delivered-To: patchwork@inbox.dpdk.org Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id 426EA43346; Thu, 16 Nov 2023 17:03:51 +0100 (CET) Received: from mails.dpdk.org (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id D0B67402B0; Thu, 16 Nov 2023 17:03:50 +0100 (CET) Received: from NAM11-DM6-obe.outbound.protection.outlook.com (mail-dm6nam11on2059.outbound.protection.outlook.com [40.107.223.59]) by mails.dpdk.org (Postfix) with ESMTP id C52CC40150 for ; Thu, 16 Nov 2023 17:03:48 +0100 (CET) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=gDGxUsO3YnJx7C8etxf32bNrYxHA92h3I5o+ogVY7X6YVZqLVaYKdF9npS3rp1YW8P4w2Gs2805AM5tJZ6/4LDM9bHVHdVs8xUT1/87bI87020xtIz7U8/fk2Wcpwc0rNMOFJ0qC6lO6KDYskvjtBk/nVizUO8bF+ibiNpoi31kCkAo/teDH8R9/P43v/uUS2P9OKRB39cNQWtZhOjnZ/MdZAf3yBYerA76WtqqV40Zs6oHPSuzjirJYSBr4fAbJMVIX9QB/mQFApC01s+ajT4AvtpwdXFG+R6dvrXQA3NEnSEQef03vE1Q3mbCJXsyonCRQYbOdXSkVdhQKwzcPVg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=cxKBEDiXcRKRudwkLU6HvrzZIGaTFt3sjEW2CcD7TbY=; b=RWdbMnMyEjOpRGx4G4hHYSbODq3/O7fyCBKbyyaT2dy/OU5mVpit6QFuGIZurEkWXTWY7s0Cx2bm78OzAUHBUvCCnftwu4aKzzuQugTbGWmotBFnjKoG/ka93sluCeMiZ9aJ3CFHAVcw2bknHCGNj8bZexQlgn98dmhYPCMiVcplb7NMY03uISomR38K09R8qLI/ewn+XUAiMTJDpJ4PQWNMMv/tQvx//eY1X12NzCZvWNsrqjY2lPuO/Azmst6ilqFPFv+DhjCvvXBehv0w/DS2ZK/sd0zatrYKc3OQa+HkZIrVqMM462feXwWrJVoUYxkDe6++1p7wrrjUIIIDcQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 165.204.84.17) smtp.rcpttodomain=dpdk.org smtp.mailfrom=amd.com; dmarc=pass (p=quarantine sp=quarantine pct=100) action=none header.from=amd.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amd.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=cxKBEDiXcRKRudwkLU6HvrzZIGaTFt3sjEW2CcD7TbY=; b=SMDtCx+CvhXOq7v7JnsuPmH5ENEw6bfCFuBLEQyG1vheO0jUGprF8Uk8b0lDmo6K8TnIRAkpoQLVqUXZ5w6Ko2sig2ZfW7MFN/xcyLTM7KKxNEzdRnM2zg1cGYv4L1sr6n6SXkDENshQukjdx/RHOgTEMMTU9szqJ4gYbBohatI= Received: from CY5PR15CA0252.namprd15.prod.outlook.com (2603:10b6:930:66::26) by DS0PR12MB7534.namprd12.prod.outlook.com (2603:10b6:8:139::6) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7002.21; Thu, 16 Nov 2023 16:03:44 +0000 Received: from CY4PEPF0000EE3F.namprd03.prod.outlook.com (2603:10b6:930:66:cafe::e7) by CY5PR15CA0252.outlook.office365.com (2603:10b6:930:66::26) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7002.21 via Frontend Transport; Thu, 16 Nov 2023 16:03:44 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 165.204.84.17) smtp.mailfrom=amd.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=amd.com; Received-SPF: Pass (protection.outlook.com: domain of amd.com designates 165.204.84.17 as permitted sender) receiver=protection.outlook.com; client-ip=165.204.84.17; helo=SATLEXMB04.amd.com; pr=C Received: from SATLEXMB04.amd.com (165.204.84.17) by CY4PEPF0000EE3F.mail.protection.outlook.com (10.167.242.19) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.20.7002.20 via Frontend Transport; Thu, 16 Nov 2023 16:03:44 +0000 Received: from cae-fox.amd.com (10.180.168.240) by SATLEXMB04.amd.com (10.181.40.145) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.32; Thu, 16 Nov 2023 10:03:42 -0600 From: Jesna K E To: CC: , , Jesna K E Subject: [PATCH v3] net/axgbe: support TSO Date: Thu, 16 Nov 2023 21:33:26 +0530 Message-ID: <20231116160326.76189-1-jesna.k.e@amd.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: References: MIME-Version: 1.0 X-Originating-IP: [10.180.168.240] X-ClientProxiedBy: SATLEXMB03.amd.com (10.181.40.144) To SATLEXMB04.amd.com (10.181.40.145) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: CY4PEPF0000EE3F:EE_|DS0PR12MB7534:EE_ X-MS-Office365-Filtering-Correlation-Id: ae5e6bce-f777-4bda-0de3-08dbe6bd9c05 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: GxKiivxMJFvF9gKz5FCDCWzO4Lq05SUwJkaDH8b3WqnAZaxQvZXCH9o2Zm0Bs4Ndo3RwetVYV3DLLd+mfZ2iyj4ktnrkcU86m1f/5zc9vmoNxVkEohd3HqKsQlRayX3vIyF9KA+SUvVMty5tT2F4UotBO43A+XcBTV6YFmzVn7IcyvdlOloTnJ0WWrJafmVX9HHZK5Vykw3EGDLpySZVWcUxak1+JqXofR4vF+30ISqmsCMNfEuZh7x4n6M/or+2PHys1aV4L/9tPEvKDiDAvPYvBBKL5qpiyalTBbRcY51b/nVIZ6p5kAWkTVwfNll2sXL3hq6qvpM9Oc4hgJ9mu3+ZIupM7vUcRhSIQPhmNALYHjPxZ9OjDSTpG4ZSPU6kyWBDzLWZ2x3ppww0NY/x/Vd3/JG+wqWo7sK+T6Nw1PPTzbGC7kncjFLP9QNE/guuE7jjgHoshBbwjW19WZwYKDXBpLat8D6XLvWhaDO0JqaYoioHOXbSn0IpbZmIc+gdNX56Hkqgaz1h/xgbd9S/tyJxWi3vHRJRCZXcccxrhufE/jfM29vWdp3N5S2pATfy80F8laCcjbnQ42/C1/9w1alEM0PyjAb5e58sLkCVVmgr9HfROafhu5syEVJZhGvWl84n1VUzjSCvOQyT0QQZnIAqrO7yZr6lysa9PMULK+ESO+fzIjULxO7qexniWIkkdOmFGmqSQRM038UIq77go5RRhGYYBZLCYQDRtoulaPui56aGndQbbkx1kR7EswMSNYna0EXZgEGNBi3lkNAN7w== X-Forefront-Antispam-Report: CIP:165.204.84.17; CTRY:US; LANG:en; SCL:1; SRV:; IPV:CAL; SFV:NSPM; H:SATLEXMB04.amd.com; PTR:InfoDomainNonexistent; CAT:NONE; SFS:(13230031)(4636009)(39860400002)(396003)(136003)(376002)(346002)(230922051799003)(451199024)(186009)(82310400011)(1800799009)(64100799003)(40470700004)(36840700001)(46966006)(70586007)(70206006)(41300700001)(6916009)(54906003)(316002)(8676002)(86362001)(5660300002)(2906002)(4326008)(40460700003)(103116003)(8936002)(47076005)(81166007)(356005)(36860700001)(426003)(336012)(82740400003)(83380400001)(6666004)(478600001)(40480700001)(36756003)(1076003)(16526019)(7696005)(2616005)(26005)(36900700001); DIR:OUT; SFP:1101; X-OriginatorOrg: amd.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 16 Nov 2023 16:03:44.2904 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: ae5e6bce-f777-4bda-0de3-08dbe6bd9c05 X-MS-Exchange-CrossTenant-Id: 3dd8961f-e488-4e60-8e11-a82d994e183d X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=3dd8961f-e488-4e60-8e11-a82d994e183d; Ip=[165.204.84.17]; Helo=[SATLEXMB04.amd.com] X-MS-Exchange-CrossTenant-AuthSource: CY4PEPF0000EE3F.namprd03.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: DS0PR12MB7534 X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org Added TSO support for axgbe PMD. Initial Implementation for the TSO feature support Currently only headers transmitted to tester receiver side Signed-off-by: Jesna K E --- doc/guides/nics/features/axgbe.ini | 1 + drivers/net/axgbe/axgbe_common.h | 12 ++++ drivers/net/axgbe/axgbe_dev.c | 13 +++++ drivers/net/axgbe/axgbe_ethdev.c | 3 + drivers/net/axgbe/axgbe_ethdev.h | 1 + drivers/net/axgbe/axgbe_rxtx.c | 88 +++++++++++++++++++++++++----- 6 files changed, 104 insertions(+), 14 deletions(-) diff --git a/doc/guides/nics/features/axgbe.ini b/doc/guides/nics/features/axgbe.ini index 5e2d6498e5..5c30c967bc 100644 --- a/doc/guides/nics/features/axgbe.ini +++ b/doc/guides/nics/features/axgbe.ini @@ -7,6 +7,7 @@ Speed capabilities = Y Link status = Y Scattered Rx = Y +TSO = Y Promiscuous mode = Y Allmulticast mode = Y RSS hash = Y diff --git a/drivers/net/axgbe/axgbe_common.h b/drivers/net/axgbe/axgbe_common.h index a5d11c5832..c30efe4c02 100644 --- a/drivers/net/axgbe/axgbe_common.h +++ b/drivers/net/axgbe/axgbe_common.h @@ -161,6 +161,10 @@ #define DMA_CH_CARBR_LO 0x5c #define DMA_CH_SR 0x60 +/* Setting MSS register entry bit positions and sizes for TSO */ +#define DMA_CH_CR_MSS_INDEX 0 +#define DMA_CH_CR_MSS_WIDTH 14 + /* DMA channel register entry bit positions and sizes */ #define DMA_CH_CR_PBLX8_INDEX 16 #define DMA_CH_CR_PBLX8_WIDTH 1 @@ -1232,6 +1236,14 @@ #define TX_CONTEXT_DESC3_VT_INDEX 0 #define TX_CONTEXT_DESC3_VT_WIDTH 16 +/* TSO related register entry bit positions and sizes*/ +#define TX_NORMAL_DESC3_TPL_INDEX 0 +#define TX_NORMAL_DESC3_TPL_WIDTH 18 +#define TX_NORMAL_DESC3_THL_INDEX 19 +#define TX_NORMAL_DESC3_THL_WIDTH 4 +#define TX_CONTEXT_DESC3_OSTC_INDEX 27 +#define TX_CONTEXT_DESC3_OSTC_WIDTH 1 + #define TX_NORMAL_DESC2_HL_B1L_INDEX 0 #define TX_NORMAL_DESC2_HL_B1L_WIDTH 14 #define TX_NORMAL_DESC2_IC_INDEX 31 diff --git a/drivers/net/axgbe/axgbe_dev.c b/drivers/net/axgbe/axgbe_dev.c index 6a7fddffca..eef453fab0 100644 --- a/drivers/net/axgbe/axgbe_dev.c +++ b/drivers/net/axgbe/axgbe_dev.c @@ -808,6 +808,18 @@ int axgbe_write_rss_lookup_table(struct axgbe_port *pdata) return 0; } +static void xgbe_config_tso_mode(struct axgbe_port *pdata) +{ + unsigned int i; + struct axgbe_tx_queue *txq; + + for (i = 0; i < pdata->eth_dev->data->nb_tx_queues; i++) { + txq = pdata->eth_dev->data->tx_queues[i]; + AXGMAC_DMA_IOWRITE_BITS(txq, DMA_CH_TCR, TSE, 1); + AXGMAC_DMA_IOWRITE_BITS(txq, DMA_CH_CR, MSS, 800); + } +} + static int axgbe_enable_rss(struct axgbe_port *pdata) { int ret; @@ -1314,6 +1326,7 @@ static int axgbe_init(struct axgbe_port *pdata) axgbe_config_rx_pbl_val(pdata); axgbe_config_rx_buffer_size(pdata); axgbe_config_rss(pdata); + xgbe_config_tso_mode(pdata); wrapper_tx_desc_init(pdata); ret = wrapper_rx_desc_init(pdata); if (ret) diff --git a/drivers/net/axgbe/axgbe_ethdev.c b/drivers/net/axgbe/axgbe_ethdev.c index 3717166384..0a4901aabc 100644 --- a/drivers/net/axgbe/axgbe_ethdev.c +++ b/drivers/net/axgbe/axgbe_ethdev.c @@ -12,6 +12,8 @@ #include "eal_filesystem.h" +#include + #ifdef RTE_ARCH_X86 #include #else @@ -1237,6 +1239,7 @@ axgbe_dev_info_get(struct rte_eth_dev *dev, struct rte_eth_dev_info *dev_info) RTE_ETH_TX_OFFLOAD_IPV4_CKSUM | RTE_ETH_TX_OFFLOAD_MULTI_SEGS | RTE_ETH_TX_OFFLOAD_UDP_CKSUM | + RTE_ETH_TX_OFFLOAD_TCP_TSO | RTE_ETH_TX_OFFLOAD_TCP_CKSUM; if (pdata->hw_feat.rss) { diff --git a/drivers/net/axgbe/axgbe_ethdev.h b/drivers/net/axgbe/axgbe_ethdev.h index 7f19321d88..31a583c2c6 100644 --- a/drivers/net/axgbe/axgbe_ethdev.h +++ b/drivers/net/axgbe/axgbe_ethdev.h @@ -583,6 +583,7 @@ struct axgbe_port { unsigned int tx_osp_mode; unsigned int tx_max_fifo_size; unsigned int multi_segs_tx; + unsigned int tso_tx; /* Rx settings */ unsigned int rx_sf_mode; diff --git a/drivers/net/axgbe/axgbe_rxtx.c b/drivers/net/axgbe/axgbe_rxtx.c index a9ff291cef..b0cafcbdda 100644 --- a/drivers/net/axgbe/axgbe_rxtx.c +++ b/drivers/net/axgbe/axgbe_rxtx.c @@ -627,6 +627,9 @@ int axgbe_dev_tx_queue_setup(struct rte_eth_dev *dev, uint16_t queue_idx, RTE_ETH_TX_OFFLOAD_MULTI_SEGS)) pdata->multi_segs_tx = true; + if ((dev_data->dev_conf.txmode.offloads & + RTE_ETH_TX_OFFLOAD_TCP_TSO)) + pdata->tso_tx = true; return 0; } @@ -827,6 +830,7 @@ static int axgbe_xmit_hw(struct axgbe_tx_queue *txq, idx = AXGBE_GET_DESC_IDX(txq, txq->cur); desc = &txq->desc[idx]; + PMD_DRV_LOG(DEBUG, "tso:Inside %s /n", __func__); /* Update buffer address and length */ desc->baddr = rte_mbuf_data_iova(mbuf); @@ -873,7 +877,6 @@ static int axgbe_xmit_hw(struct axgbe_tx_queue *txq, AXGMAC_SET_BITS_LE(desc->desc3, TX_NORMAL_DESC3, OWN, 1); rte_wmb(); - /* Save mbuf */ txq->sw_ring[idx] = mbuf; /* Update current index*/ @@ -884,6 +887,7 @@ static int axgbe_xmit_hw(struct axgbe_tx_queue *txq, return 0; } + /* Tx Descriptor formation for segmented mbuf * Each mbuf will require multiple descriptors */ @@ -899,9 +903,26 @@ axgbe_xmit_hw_seg(struct axgbe_tx_queue *txq, uint32_t pkt_len = 0; int nb_desc_free; struct rte_mbuf *tx_pkt; + uint64_t l2_len = 0; + uint64_t l3_len = 0; + uint64_t l4_len = 0; + uint64_t total_hdr_len; + int tso = 0; + + /*Parameters required for tso*/ + l2_len = mbuf->l2_len; + l3_len = mbuf->l3_len; + l4_len = mbuf->l4_len; + total_hdr_len = l2_len + l3_len + l4_len; + + if (txq->pdata->tso_tx) + tso = 1; + else + tso = 0; - nb_desc_free = txq->nb_desc - (txq->cur - txq->dirty); + PMD_DRV_LOG(DEBUG, "tso::Inside %s\n", __func__); + nb_desc_free = txq->nb_desc - (txq->cur - txq->dirty); if (mbuf->nb_segs > nb_desc_free) { axgbe_xmit_cleanup_seg(txq); nb_desc_free = txq->nb_desc - (txq->cur - txq->dirty); @@ -913,23 +934,27 @@ axgbe_xmit_hw_seg(struct axgbe_tx_queue *txq, desc = &txq->desc[idx]; /* Saving the start index for setting the OWN bit finally */ start_index = idx; - tx_pkt = mbuf; /* Max_pkt len = 9018 ; need to update it according to Jumbo pkt size */ pkt_len = tx_pkt->pkt_len; /* Update buffer address and length */ - desc->baddr = rte_mbuf_data_iova(tx_pkt); - AXGMAC_SET_BITS_LE(desc->desc2, TX_NORMAL_DESC2, HL_B1L, - tx_pkt->data_len); - /* Total msg length to transmit */ - AXGMAC_SET_BITS_LE(desc->desc3, TX_NORMAL_DESC3, FL, - tx_pkt->pkt_len); + desc->baddr = rte_pktmbuf_iova_offset(mbuf, 0); + /*For TSO first buffer contains the Header */ + if (tso) + AXGMAC_SET_BITS_LE(desc->desc2, TX_NORMAL_DESC2, HL_B1L, + total_hdr_len); + else + AXGMAC_SET_BITS_LE(desc->desc2, TX_NORMAL_DESC2, HL_B1L, + tx_pkt->data_len); + rte_wmb(); + /* Timestamp enablement check */ if (mbuf->ol_flags & RTE_MBUF_F_TX_IEEE1588_TMST) AXGMAC_SET_BITS_LE(desc->desc2, TX_NORMAL_DESC2, TTSE, 1); rte_wmb(); + /* Mark it as First Descriptor */ AXGMAC_SET_BITS_LE(desc->desc3, TX_NORMAL_DESC3, FD, 1); /* Mark it as a NORMAL descriptor */ @@ -959,19 +984,55 @@ axgbe_xmit_hw_seg(struct axgbe_tx_queue *txq, } rte_wmb(); + /*Register settings for TSO*/ + if (tso) { + PMD_DRV_LOG(DEBUG, "tso : Inside TSO register settings\n"); + /* Enable TSO */ + AXGMAC_SET_BITS_LE(desc->desc3, TX_NORMAL_DESC3, TSE, 1); + AXGMAC_SET_BITS_LE(desc->desc3, TX_NORMAL_DESC3, TPL, + ((mbuf->pkt_len) - total_hdr_len)); + AXGMAC_SET_BITS_LE(desc->desc3, TX_NORMAL_DESC3, THL, + l4_len); + } else { + /* Enable CRC and Pad Insertion */ + AXGMAC_SET_BITS_LE(desc->desc3, TX_NORMAL_DESC3, CPC, 0); + /* Total msg length to transmit */ + AXGMAC_SET_BITS_LE(desc->desc3, TX_NORMAL_DESC3, FL, + mbuf->pkt_len); + } + /* Save mbuf */ txq->sw_ring[idx] = tx_pkt; /* Update current index*/ txq->cur++; + /*For TSO , needs one more descriptor to hold + * * the Payload + * * *But while adding another descriptor packets are not transmitted + */ + + + idx = AXGBE_GET_DESC_IDX(txq, txq->cur); + desc = &txq->desc[idx]; + desc->baddr = rte_pktmbuf_iova_offset(mbuf, total_hdr_len); + AXGMAC_SET_BITS_LE(desc->desc2, + TX_NORMAL_DESC2, HL_B1L, (mbuf->pkt_len) - total_hdr_len); + AXGMAC_SET_BITS_LE(desc->desc3, TX_NORMAL_DESC3, CTXT, 0); + AXGMAC_SET_BITS_LE(desc->desc3, TX_NORMAL_DESC3, OWN, 1); + rte_wmb(); + + txq->cur++; tx_pkt = tx_pkt->next; while (tx_pkt != NULL) { idx = AXGBE_GET_DESC_IDX(txq, txq->cur); desc = &txq->desc[idx]; - /* Update buffer address and length */ - desc->baddr = rte_mbuf_data_iova(tx_pkt); + if (tso) + desc->baddr = rte_pktmbuf_iova_offset(mbuf, total_hdr_len); + else + /* Update buffer address and length */ + desc->baddr = rte_mbuf_data_iova(tx_pkt); AXGMAC_SET_BITS_LE(desc->desc2, TX_NORMAL_DESC2, HL_B1L, tx_pkt->data_len); @@ -992,7 +1053,7 @@ axgbe_xmit_hw_seg(struct axgbe_tx_queue *txq, rte_wmb(); - /* Set OWN bit */ + /* Set OWN bit */ AXGMAC_SET_BITS_LE(desc->desc3, TX_NORMAL_DESC3, OWN, 1); rte_wmb(); @@ -1000,7 +1061,6 @@ axgbe_xmit_hw_seg(struct axgbe_tx_queue *txq, txq->sw_ring[idx] = tx_pkt; /* Update current index*/ txq->cur++; - tx_pkt = tx_pkt->next; } @@ -1015,7 +1075,6 @@ axgbe_xmit_hw_seg(struct axgbe_tx_queue *txq, desc = &txq->desc[start_index]; AXGMAC_SET_BITS_LE(desc->desc3, TX_NORMAL_DESC3, OWN, 1); rte_wmb(); - return 0; } @@ -1061,6 +1120,7 @@ axgbe_xmit_pkts_seg(void *tx_queue, struct rte_mbuf **tx_pkts, idx * sizeof(struct axgbe_tx_desc)); /* Update tail reg with next immediate address to kick Tx DMA channel*/ AXGMAC_DMA_IOWRITE(txq, DMA_CH_TDTR_LO, tail_addr); + txq->pkts += nb_pkt_sent; return nb_pkt_sent; }