From patchwork Sun Feb 18 05:11:24 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Itamar Gozlan X-Patchwork-Id: 136866 X-Patchwork-Delegate: rasland@nvidia.com Return-Path: X-Original-To: patchwork@inbox.dpdk.org Delivered-To: patchwork@inbox.dpdk.org Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id 64AD143AFD; Sun, 18 Feb 2024 06:12:58 +0100 (CET) Received: from mails.dpdk.org (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 5129A410FB; Sun, 18 Feb 2024 06:12:28 +0100 (CET) Received: from NAM04-MW2-obe.outbound.protection.outlook.com (mail-mw2nam04on2055.outbound.protection.outlook.com [40.107.101.55]) by mails.dpdk.org (Postfix) with ESMTP id 8856242D97 for ; Sun, 18 Feb 2024 06:12:24 +0100 (CET) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=MdRBUgMmX/hxLbE7NT7ZUf0zU8wyj0rLS4qbr0Fv8pvvcUo0jZsDboK5jLgCsDJGwtS4LocTTllo32VHzwTeLQuY2ZTF9a4vtcrvnNoe/9vshkIsOhOzK5bEENRUecWaH0rxd6GUsJHXiGotDSjnE62K/dPbFKeGxXOoJbUdQvsyJj+YyGUdEFZuSC7mttViRca3pxwWMAFkGHOPjvqKW5X1w4qURnxEXvwwfRpOLs3+p1pdtLCiyWEe13oDKFtN7tFDUcprKDFLAiyTIs3tEe07jwV3k9fT1AM+Lgt8/wnV/kA5vxrxUwxpbHMpDXl7ZOT5oRtUjItU6kHEZvF1ZQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=i+dT5/35VQwmrelSsI0alEX9xCAmJKeRkDjllVXlImM=; b=e6mW07+LVMGeP9mjpMAESy2VSfpN5T/w/Vueo6OoElSF2WorsPOCjfE7xc93OH5OuPy5P2Mb7DDoDzdxHURKPqQ7z7mFIo4ISpWD5C/k8pX5AVDSwo5ToQGCa68G5hAlBCzP4IIruWktke3InwwOErEZPP3oxQy/kBEWUBXnZ1SZ5zXTR1u+bjvBdXiKdszRunYr91jO5mhlAw7OJX3h9tjNhZS0SMbJFZvKfvz3sSpjDw1ffcX2bpto9eJ18Bmr0CSom/LKmBGQflJs7ufLf5h2dsifnyY8sWzVp4CbZj4r5zeTvtcgl88TLPfwpkTX8L5C4/fwk2YYdxq6PnL1HQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.118.232) smtp.rcpttodomain=monjalon.net smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=i+dT5/35VQwmrelSsI0alEX9xCAmJKeRkDjllVXlImM=; b=uNnPduXDfKnEAKX1mred8wCaygqzNQA19oBaH8w660igNTWvN0wD4AWszvKpCkoGuUcmtHSSQ3NYtulctZ1RJx/tcJfVRa0NZmphjSvb+95mFT7QH9I4cFFt76j9ah6uB6slUaRLdHAXqUnXgSnzSP8DvdHKkonwk4q3nZtsREvCRWYL/VPoIJzmK5hE1gV1F1e64JIEPM1e3n2uGsiYwwfKwkBGsqiT3HiVN7WLGEnq06QuVidur5BqrgqVpnXB7RJYwH1aFFHeTYeWnPHymVbMam4VteKBSUkBejlPMnY7I7GJn8ZllB6ZV64zmA2IYYhaCpI39aQxohiGznnK6A== Received: from DM5PR07CA0050.namprd07.prod.outlook.com (2603:10b6:4:ad::15) by IA1PR12MB7710.namprd12.prod.outlook.com (2603:10b6:208:422::14) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7316.17; Sun, 18 Feb 2024 05:12:19 +0000 Received: from DS2PEPF00003448.namprd04.prod.outlook.com (2603:10b6:4:ad:cafe::2b) by DM5PR07CA0050.outlook.office365.com (2603:10b6:4:ad::15) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7292.34 via Frontend Transport; Sun, 18 Feb 2024 05:12:19 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.118.232) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.118.232 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.118.232; helo=mail.nvidia.com; pr=C Received: from mail.nvidia.com (216.228.118.232) by DS2PEPF00003448.mail.protection.outlook.com (10.167.17.75) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7292.25 via Frontend Transport; Sun, 18 Feb 2024 05:12:19 +0000 Received: from drhqmail202.nvidia.com (10.126.190.181) by mail.nvidia.com (10.127.129.5) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.41; Sat, 17 Feb 2024 21:12:11 -0800 Received: from drhqmail202.nvidia.com (10.126.190.181) by drhqmail202.nvidia.com (10.126.190.181) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1258.12; Sat, 17 Feb 2024 21:12:11 -0800 Received: from nvidia.com (10.127.8.12) by mail.nvidia.com (10.126.190.181) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1258.12 via Frontend Transport; Sat, 17 Feb 2024 21:12:08 -0800 From: Itamar Gozlan To: , , , , , , , Dariusz Sosnowski , Ori Kam , Matan Azrad CC: Subject: [v2 10/10] net/mlx5/hws: typo fix parm to param Date: Sun, 18 Feb 2024 07:11:24 +0200 Message-ID: <20240218051125.717011-10-igozlan@nvidia.com> X-Mailer: git-send-email 2.39.3 In-Reply-To: <20240218051125.717011-1-igozlan@nvidia.com> References: <20240213095038.451299-9-igozlan@nvidia.com> <20240218051125.717011-1-igozlan@nvidia.com> MIME-Version: 1.0 X-NV-OnPremToCloud: ExternallySecured X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DS2PEPF00003448:EE_|IA1PR12MB7710:EE_ X-MS-Office365-Filtering-Correlation-Id: 2247b179-4fef-45e6-ae6b-08dc30402e3a X-LD-Processed: 43083d15-7273-40c1-b7db-39efd9ccc17a,ExtAddr X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: FpRAJAfO5uS7CJ3+ZvmiFdhMIDifUXdDqlBZXM1EFPox2+exlwQZ8m0M+Oet5fga3wM0+ULg7KprF6fmrvEZ1K0sOyFlJpARdK3w0pDwvvIupnkqyZIbNtL9G/499K1DJUL+q0VSISAfaoJ1nyr7N+wBspvmLpWXhwwQdmkpbZTqVKUcwFsB77zN8NqmicO8N9yqxTqtcTIDlAoz6CsfXlCfhKN/unyS6VFH3v6tbmjOwJ7QtkeMiFPTook7bk04Gl3uBOc9TEnwnvZGSGczth0ecXkKfmFWP1zT09s7b2MAGBo76iSUZFsG7VjFG9+5B4TendxEd0oDIyfH0JM96LdCX4XCv5IhjV6TMY0TbWNFIor8/oZsCB7JafqakE/pdsWbnM97vdJMoNzBTkCWotaWJcT57qdJp9Z+PkUSxlLTf+QIXqcxib823VuPYGNVyBQvuv7WbHYqp/3qnESN4ct5CyNa8Zt1vhagJoIAyFWVuKlObXt+ivYeTsrdoMA920Ma6tgWWQ3uoBor9zDP6P/8t4HNZgUadQ/gUwQoVs5cxmqPo0+qLc0jaOgRe2ELGwThRIMieWntyvYT6fH7eTaVsmIkea34BvJD8aBTEmRmjCujZaNG/oi9fhRhV41eF7NJ5ZWC9cZyxN7FIjMjnpQhGFeJawkzxTRg0AX0eHE= X-Forefront-Antispam-Report: CIP:216.228.118.232; CTRY:US; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:dc7edge1.nvidia.com; CAT:NONE; SFS:(13230031)(4636009)(396003)(376002)(136003)(39860400002)(346002)(230922051799003)(1800799012)(64100799003)(36860700004)(186009)(82310400011)(451199024)(40470700004)(46966006)(6636002)(110136005)(316002)(41300700001)(55016003)(6666004)(2906002)(70206006)(70586007)(5660300002)(4326008)(8676002)(8936002)(83380400001)(86362001)(921011)(478600001)(26005)(6286002)(36756003)(7696005)(336012)(426003)(356005)(1076003)(2616005)(82740400003)(7636003); DIR:OUT; SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 18 Feb 2024 05:12:19.0155 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 2247b179-4fef-45e6-ae6b-08dc30402e3a X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.118.232]; Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: DS2PEPF00003448.namprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: IA1PR12MB7710 X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org Fixing a typo in mlx5dr_cmd.c file, changing a variable name from stc_parm to stc_param, as short for parameter. Signed-off-by: Itamar Gozlan Acked-by: Matan Azrad --- drivers/net/mlx5/hws/mlx5dr_cmd.c | 68 +++++++++++++++---------------- 1 file changed, 34 insertions(+), 34 deletions(-) diff --git a/drivers/net/mlx5/hws/mlx5dr_cmd.c b/drivers/net/mlx5/hws/mlx5dr_cmd.c index 4676f65d60..fd07028e5f 100644 --- a/drivers/net/mlx5/hws/mlx5dr_cmd.c +++ b/drivers/net/mlx5/hws/mlx5dr_cmd.c @@ -453,66 +453,66 @@ mlx5dr_cmd_stc_create(struct ibv_context *ctx, static int mlx5dr_cmd_stc_modify_set_stc_param(struct mlx5dr_cmd_stc_modify_attr *stc_attr, - void *stc_parm) + void *stc_param) { switch (stc_attr->action_type) { case MLX5_IFC_STC_ACTION_TYPE_COUNTER: - MLX5_SET(stc_ste_param_flow_counter, stc_parm, flow_counter_id, stc_attr->id); + MLX5_SET(stc_ste_param_flow_counter, stc_param, flow_counter_id, stc_attr->id); break; case MLX5_IFC_STC_ACTION_TYPE_JUMP_TO_TIR: - MLX5_SET(stc_ste_param_tir, stc_parm, tirn, stc_attr->dest_tir_num); + MLX5_SET(stc_ste_param_tir, stc_param, tirn, stc_attr->dest_tir_num); break; case MLX5_IFC_STC_ACTION_TYPE_JUMP_TO_FT: - MLX5_SET(stc_ste_param_table, stc_parm, table_id, stc_attr->dest_table_id); + MLX5_SET(stc_ste_param_table, stc_param, table_id, stc_attr->dest_table_id); break; case MLX5_IFC_STC_ACTION_TYPE_ACC_MODIFY_LIST: - MLX5_SET(stc_ste_param_header_modify_list, stc_parm, + MLX5_SET(stc_ste_param_header_modify_list, stc_param, header_modify_pattern_id, stc_attr->modify_header.pattern_id); - MLX5_SET(stc_ste_param_header_modify_list, stc_parm, + MLX5_SET(stc_ste_param_header_modify_list, stc_param, header_modify_argument_id, stc_attr->modify_header.arg_id); break; case MLX5_IFC_STC_ACTION_TYPE_HEADER_REMOVE: - MLX5_SET(stc_ste_param_remove, stc_parm, action_type, + MLX5_SET(stc_ste_param_remove, stc_param, action_type, MLX5_MODIFICATION_TYPE_REMOVE); - MLX5_SET(stc_ste_param_remove, stc_parm, decap, + MLX5_SET(stc_ste_param_remove, stc_param, decap, stc_attr->remove_header.decap); - MLX5_SET(stc_ste_param_remove, stc_parm, remove_start_anchor, + MLX5_SET(stc_ste_param_remove, stc_param, remove_start_anchor, stc_attr->remove_header.start_anchor); - MLX5_SET(stc_ste_param_remove, stc_parm, remove_end_anchor, + MLX5_SET(stc_ste_param_remove, stc_param, remove_end_anchor, stc_attr->remove_header.end_anchor); break; case MLX5_IFC_STC_ACTION_TYPE_HEADER_INSERT: - MLX5_SET(stc_ste_param_insert, stc_parm, action_type, + MLX5_SET(stc_ste_param_insert, stc_param, action_type, MLX5_MODIFICATION_TYPE_INSERT); - MLX5_SET(stc_ste_param_insert, stc_parm, encap, + MLX5_SET(stc_ste_param_insert, stc_param, encap, stc_attr->insert_header.encap); - MLX5_SET(stc_ste_param_insert, stc_parm, push_esp, + MLX5_SET(stc_ste_param_insert, stc_param, push_esp, stc_attr->insert_header.push_esp); - MLX5_SET(stc_ste_param_insert, stc_parm, inline_data, + MLX5_SET(stc_ste_param_insert, stc_param, inline_data, stc_attr->insert_header.is_inline); - MLX5_SET(stc_ste_param_insert, stc_parm, insert_anchor, + MLX5_SET(stc_ste_param_insert, stc_param, insert_anchor, stc_attr->insert_header.insert_anchor); /* HW gets the next 2 sizes in words */ - MLX5_SET(stc_ste_param_insert, stc_parm, insert_size, + MLX5_SET(stc_ste_param_insert, stc_param, insert_size, stc_attr->insert_header.header_size / W_SIZE); - MLX5_SET(stc_ste_param_insert, stc_parm, insert_offset, + MLX5_SET(stc_ste_param_insert, stc_param, insert_offset, stc_attr->insert_header.insert_offset / W_SIZE); - MLX5_SET(stc_ste_param_insert, stc_parm, insert_argument, + MLX5_SET(stc_ste_param_insert, stc_param, insert_argument, stc_attr->insert_header.arg_id); break; case MLX5_IFC_STC_ACTION_TYPE_COPY: case MLX5_IFC_STC_ACTION_TYPE_SET: case MLX5_IFC_STC_ACTION_TYPE_ADD: case MLX5_IFC_STC_ACTION_TYPE_ADD_FIELD: - *(__be64 *)stc_parm = stc_attr->modify_action.data; + *(__be64 *)stc_param = stc_attr->modify_action.data; break; case MLX5_IFC_STC_ACTION_TYPE_JUMP_TO_VPORT: case MLX5_IFC_STC_ACTION_TYPE_JUMP_TO_UPLINK: - MLX5_SET(stc_ste_param_vport, stc_parm, vport_number, + MLX5_SET(stc_ste_param_vport, stc_param, vport_number, stc_attr->vport.vport_num); - MLX5_SET(stc_ste_param_vport, stc_parm, eswitch_owner_vhca_id, + MLX5_SET(stc_ste_param_vport, stc_param, eswitch_owner_vhca_id, stc_attr->vport.esw_owner_vhca_id); - MLX5_SET(stc_ste_param_vport, stc_parm, eswitch_owner_vhca_id_valid, 1); + MLX5_SET(stc_ste_param_vport, stc_param, eswitch_owner_vhca_id_valid, 1); break; case MLX5_IFC_STC_ACTION_TYPE_DROP: case MLX5_IFC_STC_ACTION_TYPE_NOP: @@ -520,27 +520,27 @@ mlx5dr_cmd_stc_modify_set_stc_param(struct mlx5dr_cmd_stc_modify_attr *stc_attr, case MLX5_IFC_STC_ACTION_TYPE_ALLOW: break; case MLX5_IFC_STC_ACTION_TYPE_ASO: - MLX5_SET(stc_ste_param_execute_aso, stc_parm, aso_object_id, + MLX5_SET(stc_ste_param_execute_aso, stc_param, aso_object_id, stc_attr->aso.devx_obj_id); - MLX5_SET(stc_ste_param_execute_aso, stc_parm, return_reg_id, + MLX5_SET(stc_ste_param_execute_aso, stc_param, return_reg_id, stc_attr->aso.return_reg_id); - MLX5_SET(stc_ste_param_execute_aso, stc_parm, aso_type, + MLX5_SET(stc_ste_param_execute_aso, stc_param, aso_type, stc_attr->aso.aso_type); break; case MLX5_IFC_STC_ACTION_TYPE_JUMP_TO_STE_TABLE: - MLX5_SET(stc_ste_param_ste_table, stc_parm, ste_obj_id, + MLX5_SET(stc_ste_param_ste_table, stc_param, ste_obj_id, stc_attr->ste_table.ste_obj_id); - MLX5_SET(stc_ste_param_ste_table, stc_parm, match_definer_id, + MLX5_SET(stc_ste_param_ste_table, stc_param, match_definer_id, stc_attr->ste_table.match_definer_id); - MLX5_SET(stc_ste_param_ste_table, stc_parm, log_hash_size, + MLX5_SET(stc_ste_param_ste_table, stc_param, log_hash_size, stc_attr->ste_table.log_hash_size); break; case MLX5_IFC_STC_ACTION_TYPE_REMOVE_WORDS: - MLX5_SET(stc_ste_param_remove_words, stc_parm, action_type, + MLX5_SET(stc_ste_param_remove_words, stc_param, action_type, MLX5_MODIFICATION_TYPE_REMOVE_WORDS); - MLX5_SET(stc_ste_param_remove_words, stc_parm, remove_start_anchor, + MLX5_SET(stc_ste_param_remove_words, stc_param, remove_start_anchor, stc_attr->remove_words.start_anchor); - MLX5_SET(stc_ste_param_remove_words, stc_parm, + MLX5_SET(stc_ste_param_remove_words, stc_param, remove_size, stc_attr->remove_words.num_of_words); break; default: @@ -557,7 +557,7 @@ mlx5dr_cmd_stc_modify(struct mlx5dr_devx_obj *devx_obj, { uint32_t out[MLX5_ST_SZ_DW(general_obj_out_cmd_hdr)] = {0}; uint32_t in[MLX5_ST_SZ_DW(create_stc_in)] = {0}; - void *stc_parm; + void *stc_param; void *attr; int ret; @@ -577,8 +577,8 @@ mlx5dr_cmd_stc_modify(struct mlx5dr_devx_obj *devx_obj, MLX5_IFC_MODIFY_STC_FIELD_SELECT_NEW_STC); /* Set destination TIRN, TAG, FT ID, STE ID */ - stc_parm = MLX5_ADDR_OF(stc, attr, stc_param); - ret = mlx5dr_cmd_stc_modify_set_stc_param(stc_attr, stc_parm); + stc_param = MLX5_ADDR_OF(stc, attr, stc_param); + ret = mlx5dr_cmd_stc_modify_set_stc_param(stc_attr, stc_param); if (ret) return ret;