From patchwork Tue Sep 19 09:54:35 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Chaoyong He X-Patchwork-Id: 131617 X-Patchwork-Delegate: ferruh.yigit@amd.com Return-Path: X-Original-To: patchwork@inbox.dpdk.org Delivered-To: patchwork@inbox.dpdk.org Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id 6F90A42600; Tue, 19 Sep 2023 11:58:31 +0200 (CEST) Received: from mails.dpdk.org (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 7A68140A84; Tue, 19 Sep 2023 11:56:22 +0200 (CEST) Received: from NAM04-BN8-obe.outbound.protection.outlook.com (mail-bn8nam04on2107.outbound.protection.outlook.com [40.107.100.107]) by mails.dpdk.org (Postfix) with ESMTP id 45A56406B7 for ; Tue, 19 Sep 2023 11:56:20 +0200 (CEST) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=SzoX/hK6SdHLf7b1uUvHOy3ZAezMI8NA6RZbDwVnjp6v8B3YvoDV8calLS41uCdCu/VtCIJ41kV15nRONcVP0D2giGOf0yphwVDLEa9iPYkPiAllL4Qk++AN07zgcJaQKwnQRS46YDsXLTjvNSSjHl9gVdB9dLQ3j2zxRZIs3YTi5C30K9XjWj9cBjD/zhf1KvAMd0em7sOh5HcivOYIrMBpV85V1anXEZ1F9LdZtMwyFlV9FQJgmtHMhdHjhyocsK/22kWZZbVlusNhVgSZ12rNQdh6czB3w2ODEPsvSk5ZMhst4EkaXAjq2xsDrwsP7YKY0ot9lVCzwipUA/O25g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=yg4OTfqDGOqy7gt26uqUimzR6nM8ZTjwmjjFNNXcYhE=; b=dajdtIsgQ4jEkOhK4FwxUDHslab8AxmmStggFODkFavXXs6z2pN+sIyGcbXIp8+mSsjIpmXKYylajcwm/565AnCT4ilEE43vQts93haWrjznqmzQaGhIh0rB4f398Ml7AjYgHKMk1rYMlgOPZrf8oaiTiovQLzZqRtkjpZSWtCBhmxi0fitwvLIbeZHSaUtvu4Ebu5WD7uZjl720yYjFF18eSX1vItJW03316M8MusyGeZn1QFTov5S35aP7MPLI3s3L/aoKHUQIUKhgJ/pEV330NvwDBhgHuiO8h4o7b5YwLtYUxeJ5PWjR4xVJciiQvIqBSuqJBuoh+z8s91BRFg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=corigine.com; dmarc=pass action=none header.from=corigine.com; dkim=pass header.d=corigine.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=corigine.onmicrosoft.com; s=selector2-corigine-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=yg4OTfqDGOqy7gt26uqUimzR6nM8ZTjwmjjFNNXcYhE=; b=XwJSh+Pqkuc4g4AEYya8FvMLo2ZUoT8I3VfNkDlQNnGKtyVgK2e8fx1fq786+/fu6wLc2jNAP1ZtYEVW5CmZgtbY5adNuRWdZ/qzp66dcKXWRuSd8j6hKRIRZ71dbvJfiYyBZxx2+vvkp/Vu+Rncel3Z+w4dTCRSlayzKvuAne8= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=corigine.com; Received: from SJ0PR13MB5545.namprd13.prod.outlook.com (2603:10b6:a03:424::5) by MW5PR13MB5877.namprd13.prod.outlook.com (2603:10b6:303:1c7::18) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6792.28; Tue, 19 Sep 2023 09:55:54 +0000 Received: from SJ0PR13MB5545.namprd13.prod.outlook.com ([fe80::7a1c:2887:348a:84bd]) by SJ0PR13MB5545.namprd13.prod.outlook.com ([fe80::7a1c:2887:348a:84bd%6]) with mapi id 15.20.6792.026; Tue, 19 Sep 2023 09:55:53 +0000 From: Chaoyong He To: dev@dpdk.org Cc: oss-drivers@corigine.com, Chaoyong He Subject: [PATCH v5 21/26] net/nfp: add the dev module Date: Tue, 19 Sep 2023 17:54:35 +0800 Message-Id: <20230919095440.45445-22-chaoyong.he@corigine.com> X-Mailer: git-send-email 2.39.1 In-Reply-To: <20230919095440.45445-1-chaoyong.he@corigine.com> References: <20230918024612.1600536-1-chaoyong.he@corigine.com> <20230919095440.45445-1-chaoyong.he@corigine.com> X-ClientProxiedBy: BY5PR04CA0014.namprd04.prod.outlook.com (2603:10b6:a03:1d0::24) To SJ0PR13MB5545.namprd13.prod.outlook.com (2603:10b6:a03:424::5) MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: SJ0PR13MB5545:EE_|MW5PR13MB5877:EE_ X-MS-Office365-Filtering-Correlation-Id: ad380f4b-5725-4f71-147d-08dbb8f69ce5 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: BPfJtKr0ehlwFraaRU67nUGa07CfA2KyFbik5EsCdT9oW+gR7FiSvwLwpaY9GXcAvHOPHACpK2EVqRhMe95FLRMV4hxTyRbE4QJqT8R0icdZDZ3RStj8mU8vP4YOVWP+Ur4Rkzqvhc2YnNJcIyIVqov5eA91/W9d9S587eXp8TKsf4vtB0oGeDMGadliAGQKi+xoAV8dfNIYJKfUP8eBrfxtX0hr1Db+l2FQscX4G77K4nUjWP2Xgr4w2+9zqydNtWJCc0nfJdXXZzDwG1TnYHm82fMJUTd76pjCeqSghfk4XbH3wPLrtltyQ69y/eH/CyKAe3UUVLgaYfsG/8/n8y3sV8MuHFcfVLlh6gHEu3DWNUQQ17i10VXm5V98Kw7G6qdNYDk9qHN0h7zzSgUKOiWfZ4xOOLYgv9HVgVuq95cfpKCFzEI0KyjJmXaF7g6vR/n+9hMI+RpxS+sz3OVr1ZaJjnFrFReRmy/vuKriVzjG4JnbSuIXUggzZh86W2Yd1yTMa3n6hJM7Ig7x2G8Yo/QgBEcCqfaBzQcgxaADRrYWKdxKBTcHUCzi+zgH4kQ+OuBCUlcGyeWW3YEMTtQ6/1vd0D3hIIAwb1xXhlHwzosgmp7Z8tpVrPshmKyB8iEGWnNL+AQlsceG/TZXHWCzFkexNg7uEnN/PI8wc2Vhb2A= X-Forefront-Antispam-Report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:SJ0PR13MB5545.namprd13.prod.outlook.com; PTR:; CAT:NONE; SFS:(13230031)(346002)(136003)(396003)(39840400004)(366004)(376002)(186009)(451199024)(1800799009)(6506007)(6486002)(6666004)(52116002)(86362001)(36756003)(38350700002)(38100700002)(2616005)(1076003)(107886003)(26005)(2906002)(30864003)(6512007)(478600001)(83380400001)(8676002)(5660300002)(4326008)(41300700001)(8936002)(44832011)(66946007)(66556008)(66476007)(6916009)(316002); DIR:OUT; SFP:1102; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: w77VFMvRJxRv1PIRzL+zsrfsJKPNEvv2xUAWQ7TBUWrnodHw/blOeNcNv7/O0giEUdN7K3a6/NwjiIE1Xzltcfdu2m3Qr88/TntuQy9/ocBjcEMsHBnvu3tfqkRwJ+wdZfPa6xiJGFbdN7ehI9iw9yWDz2Q3NBNwxOOh0UKj7ipikzrdorG5ZCQurDOUETFoI93OWKHOcI2TRMmC14kcX4JD+OnzNXvWU69kNOZMZxrF2TH/iJoB7DvlIOHcuvl7isj/FCd5nYZBeek6CA26dg9cjoaBI5MSB87eZvc3qOIOW2gGVuOfj1MQ59Qc4BhG/+OaDvgZjN1+9NlLGLdgIdMY2SKL1dQNts+OOEXoOtqnIffsACEXDkgoXNviNtUoM51Q71++3GUuL7wyckqPNHuAgtpDbQ1AjGhZDxfR69r3FY6EmWFP9EJVgpWsSiNeueuzRYC/p+1xfFbmrQEu1Rr/1rRZKNI3eZnVadOlQyIB/YvZ2Rq3XIyVcisbQ7iQi7Qj/ypqGZExHhA0pY4BrQKU4Rhkv7WgmpH8Q06MdYTXNU1BNRKhVi6HJROprPgeqGaQIUasp+KaUB4ack+I2cPQeft8lMtre7GoxH1gBEMTGcZ3sRY/jyrba7mL2MxfQ6MTgw9Ye8rZQDjVX9Igmz+j7fNFAs75AakUEabbeFBb0EK88nvdFpXTGLS89DyOPlmIkMcD7eRAPlnH1rIV1vW/6REo1mti1GaIA27F3vnKRnZI3edNplFi1kwdxYSiCZoAlLQf0fY47x+NYabrc0fZC50wJK0SM10tHEQN7DTbMHcf5vC2pE84rFyYzfSCKJIKb/oY3l7LsTU/NHfilNcjB4HiP+UOod2FY0taXxJxbpQQk/zjmfC3VKZ9eLJ++aIwGAZ6cg0dUDqQF+fL6S6h67whs8jEj8FJ7yrsz/zrxPerncuKRZ+LsImD9g+W/jnkjbouxWRn9lQ0N6aAzePaLAmGWI4weY78daiN/wM5UWFX+sqiMFdtidNL17KNleJMAUrWL9jQbGyIkyhEAhPG1i36rtJ7vBwWPqFmcNyWw4l+nAhkJGhjI8gmXhYRcvjaIQCcll4GEq4/4ylmdj+QFe/oQIGE0emNNmTsvcpzAwSfuN5dvvgKokz5sIvky9FTHgD3lIzV9NOYuAkYq3x2lJNTLwXuegKIXtPgzwKPyiMQlq2m7W0HgCwNfdAFQlajVdmiEuHiUhjtQvUkxeN6lSMTeN4BfQzer58BxhyYxpc5bNyIAj397kV2BXdN+wTUC/DaXdkOmVs3DnXxHgCEBsDXX25hXqPNo+Iy/+AoN1qZhkzzCNilAIgLMcZ0PaPtkIWfv/sIAAtOiU9uIA5nAw7gFW93a9aE9am5FB3uzy9ZI8neD+qiLeL9R46nmhA5d+7wUdaBXvhAU/Vy9eYz4SNNjwlyztG8nTrPXviV6w2hIxq5LOYduz8wDfQ1Q6OZ+LvzelluOpTCNwEV3BhpsBkA3wZYHwzgy7V8S9zFmpmnbR4Gf+GN/HKOs/g65BmtsmMyGHEdm4HIF0ORIb/1t+EpEPFiKcPQPiBUUcfSfpT+TSJtzbmV2ibVuhtYLeX38NXN9uzM/zY+ijWv1Q== X-OriginatorOrg: corigine.com X-MS-Exchange-CrossTenant-Network-Message-Id: ad380f4b-5725-4f71-147d-08dbb8f69ce5 X-MS-Exchange-CrossTenant-AuthSource: SJ0PR13MB5545.namprd13.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 19 Sep 2023 09:55:53.9561 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: fe128f2c-073b-4c20-818e-7246a585940c X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: OwDRz4g/xjl0puHn/7kjAm740Ee1YWo4efzrGBBXjkG838QsIa/mnjEU0DvAhR02wdHJ0KSlhIRiiSwafj1qAcCYDnrr/pHYx//mRFr8zxI= X-MS-Exchange-Transport-CrossTenantHeadersStamped: MW5PR13MB5877 X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org Add the nfp_dev module to simplify the logic. The data structure we import can gather and replace several macro which scatter everywhere. Which also make the logic of choose value for different devices unnecessary and so eliminate such logic. Signed-off-by: Chaoyong He --- drivers/net/nfp/flower/nfp_flower.c | 11 ++- drivers/net/nfp/flower/nfp_flower.h | 3 +- .../net/nfp/flower/nfp_flower_representor.c | 6 +- drivers/net/nfp/meson.build | 1 + drivers/net/nfp/nfd3/nfp_nfd3_dp.c | 5 +- drivers/net/nfp/nfdk/nfp_nfdk_dp.c | 5 +- drivers/net/nfp/nfp_common.c | 50 ++---------- drivers/net/nfp/nfp_common.h | 48 +++-------- drivers/net/nfp/nfp_ethdev.c | 71 +++++++--------- drivers/net/nfp/nfp_ethdev_vf.c | 25 +++--- drivers/net/nfp/nfp_rxtx.c | 5 +- drivers/net/nfp/nfp_rxtx.h | 12 --- drivers/net/nfp/nfpcore/nfp_dev.c | 81 +++++++++++++++++++ drivers/net/nfp/nfpcore/nfp_dev.h | 44 ++++++++++ 14 files changed, 203 insertions(+), 164 deletions(-) create mode 100644 drivers/net/nfp/nfpcore/nfp_dev.c create mode 100644 drivers/net/nfp/nfpcore/nfp_dev.h diff --git a/drivers/net/nfp/flower/nfp_flower.c b/drivers/net/nfp/flower/nfp_flower.c index fead917599..bbcfa6e66a 100644 --- a/drivers/net/nfp/flower/nfp_flower.c +++ b/drivers/net/nfp/flower/nfp_flower.c @@ -503,7 +503,8 @@ nfp_flower_init_ctrl_vnic(struct nfp_net_hw *hw) * resizing in later calls to the queue setup function. */ tz = rte_eth_dma_zone_reserve(eth_dev, "ctrl_rx_ring", i, - sizeof(struct nfp_net_rx_desc) * NFP_NET_MAX_RX_DESC, + sizeof(struct nfp_net_rx_desc) * + hw->dev_info->max_qc_size, NFP_MEMZONE_ALIGN, numa_node); if (tz == NULL) { PMD_DRV_LOG(ERR, "Error allocating rx dma"); @@ -558,7 +559,8 @@ nfp_flower_init_ctrl_vnic(struct nfp_net_hw *hw) * resizing in later calls to the queue setup function. */ tz = rte_eth_dma_zone_reserve(eth_dev, "ctrl_tx_ring", i, - sizeof(struct nfp_net_nfd3_tx_desc) * NFP_NET_MAX_TX_DESC, + sizeof(struct nfp_net_nfd3_tx_desc) * + hw->dev_info->max_qc_size, NFP_MEMZONE_ALIGN, numa_node); if (tz == NULL) { PMD_DRV_LOG(ERR, "Error allocating tx dma"); @@ -789,7 +791,8 @@ nfp_flower_nfd_func_register(struct nfp_app_fw_flower *app_fw_flower) } int -nfp_init_app_fw_flower(struct nfp_pf_dev *pf_dev) +nfp_init_app_fw_flower(struct nfp_pf_dev *pf_dev, + const struct nfp_dev_info *dev_info) { int ret; int err; @@ -858,6 +861,7 @@ nfp_init_app_fw_flower(struct nfp_pf_dev *pf_dev) pf_hw->ctrl_bar = pf_dev->ctrl_bar; pf_hw->pf_dev = pf_dev; pf_hw->cpp = pf_dev->cpp; + pf_hw->dev_info = dev_info; ret = nfp_flower_init_vnic_common(app_fw_flower->pf_hw, "pf_vnic"); if (ret != 0) { @@ -883,6 +887,7 @@ nfp_init_app_fw_flower(struct nfp_pf_dev *pf_dev) /* Now populate the ctrl vNIC */ ctrl_hw->pf_dev = pf_dev; ctrl_hw->cpp = pf_dev->cpp; + ctrl_hw->dev_info = dev_info; ret = nfp_flower_init_ctrl_vnic(app_fw_flower->ctrl_hw); if (ret != 0) { diff --git a/drivers/net/nfp/flower/nfp_flower.h b/drivers/net/nfp/flower/nfp_flower.h index 34092cd4b4..e8df8b1769 100644 --- a/drivers/net/nfp/flower/nfp_flower.h +++ b/drivers/net/nfp/flower/nfp_flower.h @@ -103,7 +103,8 @@ nfp_flower_support_decap_v2(const struct nfp_app_fw_flower *app_fw_flower) return app_fw_flower->ext_features & NFP_FL_FEATS_DECAP_V2; } -int nfp_init_app_fw_flower(struct nfp_pf_dev *pf_dev); +int nfp_init_app_fw_flower(struct nfp_pf_dev *pf_dev, + const struct nfp_dev_info *dev_info); int nfp_secondary_init_app_fw_flower(struct nfp_cpp *cpp); bool nfp_flower_pf_dispatch_pkts(struct nfp_net_hw *hw, struct rte_mbuf *mbuf, diff --git a/drivers/net/nfp/flower/nfp_flower_representor.c b/drivers/net/nfp/flower/nfp_flower_representor.c index 5f94d20f1b..48c3b3f844 100644 --- a/drivers/net/nfp/flower/nfp_flower_representor.c +++ b/drivers/net/nfp/flower/nfp_flower_representor.c @@ -67,7 +67,8 @@ nfp_pf_repr_rx_queue_setup(struct rte_eth_dev *dev, * resizing in later calls to the queue setup function. */ tz = rte_eth_dma_zone_reserve(dev, "rx_ring", queue_idx, - sizeof(struct nfp_net_rx_desc) * NFP_NET_MAX_RX_DESC, + sizeof(struct nfp_net_rx_desc) * + hw->dev_info->max_qc_size, NFP_MEMZONE_ALIGN, socket_id); if (tz == NULL) { PMD_DRV_LOG(ERR, "Error allocating rx dma"); @@ -140,7 +141,8 @@ nfp_pf_repr_tx_queue_setup(struct rte_eth_dev *dev, * resizing in later calls to the queue setup function. */ tz = rte_eth_dma_zone_reserve(dev, "tx_ring", queue_idx, - sizeof(struct nfp_net_nfd3_tx_desc) * NFP_NET_MAX_TX_DESC, + sizeof(struct nfp_net_nfd3_tx_desc) * + hw->dev_info->max_qc_size, NFP_MEMZONE_ALIGN, socket_id); if (tz == NULL) { PMD_DRV_LOG(ERR, "Error allocating tx dma"); diff --git a/drivers/net/nfp/meson.build b/drivers/net/nfp/meson.build index 93c708959c..580a478cd6 100644 --- a/drivers/net/nfp/meson.build +++ b/drivers/net/nfp/meson.build @@ -21,6 +21,7 @@ sources = files( 'nfpcore/nfp_rtsym.c', 'nfpcore/nfp_nsp_cmds.c', 'nfpcore/nfp_crc.c', + 'nfpcore/nfp_dev.c', 'nfpcore/nfp_mutex.c', 'nfpcore/nfp_nsp_eth.c', 'nfpcore/nfp_hwinfo.c', diff --git a/drivers/net/nfp/nfd3/nfp_nfd3_dp.c b/drivers/net/nfp/nfd3/nfp_nfd3_dp.c index ee39686329..79e1e1041c 100644 --- a/drivers/net/nfp/nfd3/nfp_nfd3_dp.c +++ b/drivers/net/nfp/nfd3/nfp_nfd3_dp.c @@ -262,7 +262,6 @@ nfp_net_nfd3_tx_queue_setup(struct rte_eth_dev *dev, unsigned int socket_id, const struct rte_eth_txconf *tx_conf) { - int ret; size_t size; uint32_t tx_desc_sz; uint16_t min_tx_desc; @@ -276,9 +275,7 @@ nfp_net_nfd3_tx_queue_setup(struct rte_eth_dev *dev, PMD_INIT_FUNC_TRACE(); - ret = nfp_net_tx_desc_limits(hw, &min_tx_desc, &max_tx_desc); - if (ret != 0) - return ret; + nfp_net_tx_desc_limits(hw, &min_tx_desc, &max_tx_desc); /* Validating number of descriptors */ tx_desc_sz = nb_desc * sizeof(struct nfp_net_nfd3_tx_desc); diff --git a/drivers/net/nfp/nfdk/nfp_nfdk_dp.c b/drivers/net/nfp/nfdk/nfp_nfdk_dp.c index f66802211f..48a74d109a 100644 --- a/drivers/net/nfp/nfdk/nfp_nfdk_dp.c +++ b/drivers/net/nfp/nfdk/nfp_nfdk_dp.c @@ -357,7 +357,6 @@ nfp_net_nfdk_tx_queue_setup(struct rte_eth_dev *dev, unsigned int socket_id, const struct rte_eth_txconf *tx_conf) { - int ret; size_t size; uint32_t tx_desc_sz; uint16_t min_tx_desc; @@ -371,9 +370,7 @@ nfp_net_nfdk_tx_queue_setup(struct rte_eth_dev *dev, PMD_INIT_FUNC_TRACE(); - ret = nfp_net_tx_desc_limits(hw, &min_tx_desc, &max_tx_desc); - if (ret != 0) - return ret; + nfp_net_tx_desc_limits(hw, &min_tx_desc, &max_tx_desc); /* Validating number of descriptors */ tx_desc_sz = nb_desc * sizeof(struct nfp_net_nfdk_tx_desc); diff --git a/drivers/net/nfp/nfp_common.c b/drivers/net/nfp/nfp_common.c index 5092e5869d..160df27c94 100644 --- a/drivers/net/nfp/nfp_common.c +++ b/drivers/net/nfp/nfp_common.c @@ -1146,30 +1146,16 @@ nfp_net_xstats_reset(struct rte_eth_dev *dev) return nfp_net_stats_reset(dev); } -int +void nfp_net_rx_desc_limits(struct nfp_net_hw *hw, uint16_t *min_rx_desc, uint16_t *max_rx_desc) { - *max_rx_desc = NFP_NET_MAX_RX_DESC; - - switch (hw->device_id) { - case PCI_DEVICE_ID_NFP3800_PF_NIC: - case PCI_DEVICE_ID_NFP3800_VF_NIC: - *min_rx_desc = NFP3800_NET_MIN_RX_DESC; - return 0; - case PCI_DEVICE_ID_NFP4000_PF_NIC: - case PCI_DEVICE_ID_NFP6000_PF_NIC: - case PCI_DEVICE_ID_NFP6000_VF_NIC: - *min_rx_desc = NFP_NET_MIN_RX_DESC; - return 0; - default: - PMD_DRV_LOG(ERR, "Unknown NFP device id."); - return -EINVAL; - } + *max_rx_desc = hw->dev_info->max_qc_size; + *min_rx_desc = hw->dev_info->min_qc_size; } -int +void nfp_net_tx_desc_limits(struct nfp_net_hw *hw, uint16_t *min_tx_desc, uint16_t *max_tx_desc) @@ -1181,28 +1167,13 @@ nfp_net_tx_desc_limits(struct nfp_net_hw *hw, else tx_dpp = NFDK_TX_DESC_PER_SIMPLE_PKT; - *max_tx_desc = NFP_NET_MAX_TX_DESC / tx_dpp; - - switch (hw->device_id) { - case PCI_DEVICE_ID_NFP3800_PF_NIC: - case PCI_DEVICE_ID_NFP3800_VF_NIC: - *min_tx_desc = NFP3800_NET_MIN_TX_DESC / tx_dpp; - return 0; - case PCI_DEVICE_ID_NFP4000_PF_NIC: - case PCI_DEVICE_ID_NFP6000_PF_NIC: - case PCI_DEVICE_ID_NFP6000_VF_NIC: - *min_tx_desc = NFP_NET_MIN_TX_DESC / tx_dpp; - return 0; - default: - PMD_DRV_LOG(ERR, "Unknown NFP device id."); - return -EINVAL; - } + *max_tx_desc = hw->dev_info->max_qc_size / tx_dpp; + *min_tx_desc = hw->dev_info->min_qc_size / tx_dpp; } int nfp_net_infos_get(struct rte_eth_dev *dev, struct rte_eth_dev_info *dev_info) { - int ret; uint16_t min_rx_desc; uint16_t max_rx_desc; uint16_t min_tx_desc; @@ -1211,13 +1182,8 @@ nfp_net_infos_get(struct rte_eth_dev *dev, struct rte_eth_dev_info *dev_info) hw = NFP_NET_DEV_PRIVATE_TO_HW(dev->data->dev_private); - ret = nfp_net_rx_desc_limits(hw, &min_rx_desc, &max_rx_desc); - if (ret != 0) - return ret; - - ret = nfp_net_tx_desc_limits(hw, &min_tx_desc, &max_tx_desc); - if (ret != 0) - return ret; + nfp_net_rx_desc_limits(hw, &min_rx_desc, &max_rx_desc); + nfp_net_tx_desc_limits(hw, &min_tx_desc, &max_tx_desc); dev_info->max_rx_queues = (uint16_t)hw->max_rx_queues; dev_info->max_tx_queues = (uint16_t)hw->max_tx_queues; diff --git a/drivers/net/nfp/nfp_common.h b/drivers/net/nfp/nfp_common.h index 86c4e10040..36ad4e1d32 100644 --- a/drivers/net/nfp/nfp_common.h +++ b/drivers/net/nfp/nfp_common.h @@ -7,16 +7,9 @@ #define _NFP_COMMON_H_ #include "nfp_ctrl.h" +#include "nfpcore/nfp_dev.h" #define NFP_NET_PMD_VERSION "0.1" -#define PCI_VENDOR_ID_NETRONOME 0x19ee -#define PCI_VENDOR_ID_CORIGINE 0x1da8 - -#define PCI_DEVICE_ID_NFP3800_PF_NIC 0x3800 -#define PCI_DEVICE_ID_NFP3800_VF_NIC 0x3803 -#define PCI_DEVICE_ID_NFP4000_PF_NIC 0x4000 -#define PCI_DEVICE_ID_NFP6000_PF_NIC 0x6000 -#define PCI_DEVICE_ID_NFP6000_VF_NIC 0x6003 /* Include NFP4000VF */ /* Forward declaration */ struct nfp_net_adapter; @@ -28,7 +21,6 @@ struct nfp_net_adapter; #define NFP_NET_CRTL_BAR 0 #define NFP_NET_TX_BAR 2 #define NFP_NET_RX_BAR 2 -#define NFP_QCP_QUEUE_AREA_SZ 0x80000 /* Macros for accessing the Queue Controller Peripheral 'CSRs' */ #define NFP_QCP_QUEUE_OFF(_x) ((_x) * 0x800) @@ -39,17 +31,6 @@ struct nfp_net_adapter; #define NFP_QCP_QUEUE_STS_HI 0x000c #define NFP_QCP_QUEUE_STS_HI_WRITEPTR_mask (0x3ffff) -#define NFP_PCIE_QCP_NFP3800_OFFSET 0x400000 -#define NFP_PCIE_QCP_NFP6000_OFFSET 0x80000 -#define NFP_PCIE_QUEUE_NFP3800_MASK 0x1ff -#define NFP_PCIE_QUEUE_NFP6000_MASK 0xff -#define NFP_PCIE_QCP_PF_OFFSET 0x0 -#define NFP_PCIE_QCP_VF_OFFSET 0x0 - -/* The offset of the queue controller queues in the PCIe Target */ -#define NFP_PCIE_QUEUE(_offset, _q, _mask) \ - ((_offset) + (NFP_QCP_QUEUE_ADDR_SZ * ((_q) & (_mask)))) - /* Interrupt definitions */ #define NFP_NET_IRQ_LSC_IDX 0 @@ -163,6 +144,9 @@ struct nfp_net_hw { uint32_t rx_offset; enum nfp_net_meta_format meta_format; + /** NFP ASIC params */ + const struct nfp_dev_info *dev_info; + /* Current values for control */ uint32_t ctrl; @@ -352,23 +336,11 @@ nfp_qcp_read(uint8_t *q, enum nfp_qcp_ptr ptr) } static inline uint32_t -nfp_pci_queue(struct rte_pci_device *pdev, uint16_t queue) +nfp_qcp_queue_offset(const struct nfp_dev_info *dev_info, + uint16_t queue) { - switch (pdev->id.device_id) { - case PCI_DEVICE_ID_NFP4000_PF_NIC: - case PCI_DEVICE_ID_NFP6000_PF_NIC: - return NFP_PCIE_QUEUE(NFP_PCIE_QCP_PF_OFFSET, queue, - NFP_PCIE_QUEUE_NFP6000_MASK); - case PCI_DEVICE_ID_NFP3800_VF_NIC: - return NFP_PCIE_QUEUE(NFP_PCIE_QCP_VF_OFFSET, queue, - NFP_PCIE_QUEUE_NFP3800_MASK); - case PCI_DEVICE_ID_NFP6000_VF_NIC: - return NFP_PCIE_QUEUE(NFP_PCIE_QCP_VF_OFFSET, queue, - NFP_PCIE_QUEUE_NFP6000_MASK); - default: - return NFP_PCIE_QUEUE(NFP_PCIE_QCP_PF_OFFSET, queue, - NFP_PCIE_QUEUE_NFP3800_MASK); - } + return dev_info->qc_addr_offset + NFP_QCP_QUEUE_ADDR_SZ * + (queue & dev_info->qc_idx_mask); } /* Prototypes for common NFP functions */ @@ -434,10 +406,10 @@ void nfp_net_close_rx_queue(struct rte_eth_dev *dev); void nfp_net_stop_tx_queue(struct rte_eth_dev *dev); void nfp_net_close_tx_queue(struct rte_eth_dev *dev); int nfp_net_set_vxlan_port(struct nfp_net_hw *hw, size_t idx, uint16_t port); -int nfp_net_rx_desc_limits(struct nfp_net_hw *hw, +void nfp_net_rx_desc_limits(struct nfp_net_hw *hw, uint16_t *min_rx_desc, uint16_t *max_rx_desc); -int nfp_net_tx_desc_limits(struct nfp_net_hw *hw, +void nfp_net_tx_desc_limits(struct nfp_net_hw *hw, uint16_t *min_tx_desc, uint16_t *max_tx_desc); int nfp_net_check_dma_mask(struct nfp_net_hw *hw, char *name); diff --git a/drivers/net/nfp/nfp_ethdev.c b/drivers/net/nfp/nfp_ethdev.c index 899d4dd253..8ddce1e5b2 100644 --- a/drivers/net/nfp/nfp_ethdev.c +++ b/drivers/net/nfp/nfp_ethdev.c @@ -496,9 +496,8 @@ nfp_net_init(struct rte_eth_dev *eth_dev) struct nfp_app_fw_nic *app_fw_nic; struct nfp_net_hw *hw; struct rte_ether_addr *tmp_ether_addr; - uint64_t rx_bar_off = 0; - uint64_t tx_bar_off = 0; - uint32_t start_q; + uint64_t rx_base; + uint64_t tx_base; int port = 0; int err; @@ -576,25 +575,14 @@ nfp_net_init(struct rte_eth_dev *eth_dev) /* Work out where in the BAR the queues start. */ - switch (pci_dev->id.device_id) { - case PCI_DEVICE_ID_NFP3800_PF_NIC: - case PCI_DEVICE_ID_NFP4000_PF_NIC: - case PCI_DEVICE_ID_NFP6000_PF_NIC: - start_q = nn_cfg_readl(hw, NFP_NET_CFG_START_TXQ); - tx_bar_off = nfp_pci_queue(pci_dev, start_q); - start_q = nn_cfg_readl(hw, NFP_NET_CFG_START_RXQ); - rx_bar_off = nfp_pci_queue(pci_dev, start_q); - break; - default: - PMD_DRV_LOG(ERR, "nfp_net: no device ID matching"); - return -ENODEV; - } + tx_base = nn_cfg_readl(hw, NFP_NET_CFG_START_TXQ); + rx_base = nn_cfg_readl(hw, NFP_NET_CFG_START_RXQ); - PMD_INIT_LOG(DEBUG, "tx_bar_off: 0x%" PRIx64 "", tx_bar_off); - PMD_INIT_LOG(DEBUG, "rx_bar_off: 0x%" PRIx64 "", rx_bar_off); + PMD_INIT_LOG(DEBUG, "tx_base: 0x%" PRIx64 "", tx_base); + PMD_INIT_LOG(DEBUG, "rx_base: 0x%" PRIx64 "", rx_base); - hw->tx_bar = pf_dev->qc_bar + tx_bar_off; - hw->rx_bar = pf_dev->qc_bar + rx_bar_off; + hw->tx_bar = pf_dev->qc_bar + tx_base * NFP_QCP_QUEUE_ADDR_SZ; + hw->rx_bar = pf_dev->qc_bar + rx_base * NFP_QCP_QUEUE_ADDR_SZ; eth_dev->data->dev_private = hw; PMD_INIT_LOG(DEBUG, "ctrl_bar: %p, tx_bar: %p, rx_bar: %p", @@ -761,7 +749,8 @@ nfp_fw_setup(struct rte_pci_device *dev, } static int -nfp_init_app_fw_nic(struct nfp_pf_dev *pf_dev) +nfp_init_app_fw_nic(struct nfp_pf_dev *pf_dev, + const struct nfp_dev_info *dev_info) { int i; int ret; @@ -849,6 +838,7 @@ nfp_init_app_fw_nic(struct nfp_pf_dev *pf_dev) /* Add this device to the PF's array of physical ports */ app_fw_nic->ports[i] = hw; + hw->dev_info = dev_info; hw->pf_dev = pf_dev; hw->cpp = pf_dev->cpp; hw->eth_dev = eth_dev; @@ -902,10 +892,17 @@ nfp_pf_init(struct rte_pci_device *pci_dev) char name[RTE_ETH_NAME_MAX_LEN]; struct nfp_rtsym_table *sym_tbl; struct nfp_eth_table *nfp_eth_table; + const struct nfp_dev_info *dev_info; if (pci_dev == NULL) return -ENODEV; + dev_info = nfp_dev_info_get(pci_dev->id.device_id); + if (dev_info == NULL) { + PMD_INIT_LOG(ERR, "Not supported device ID"); + return -ENODEV; + } + /* * When device bound to UIO, the device could be used, by mistake, * by two DPDK apps, and the UIO driver does not avoid it. This @@ -978,26 +975,11 @@ nfp_pf_init(struct rte_pci_device *pci_dev) pf_dev->nfp_eth_table = nfp_eth_table; /* configure access to tx/rx vNIC BARs */ - switch (pci_dev->id.device_id) { - case PCI_DEVICE_ID_NFP3800_PF_NIC: - addr = NFP_PCIE_QUEUE(NFP_PCIE_QCP_NFP3800_OFFSET, - 0, NFP_PCIE_QUEUE_NFP3800_MASK); - break; - case PCI_DEVICE_ID_NFP4000_PF_NIC: - case PCI_DEVICE_ID_NFP6000_PF_NIC: - addr = NFP_PCIE_QUEUE(NFP_PCIE_QCP_NFP6000_OFFSET, - 0, NFP_PCIE_QUEUE_NFP6000_MASK); - break; - default: - PMD_INIT_LOG(ERR, "nfp_net: no device ID matching"); - ret = -ENODEV; - goto pf_cleanup; - } - + addr = nfp_qcp_queue_offset(dev_info, 0); cpp_id = NFP_CPP_ISLAND_ID(0, NFP_CPP_ACTION_RW, 0, 0); + pf_dev->qc_bar = nfp_cpp_map_area(pf_dev->cpp, cpp_id, - addr, NFP_QCP_QUEUE_AREA_SZ, - &pf_dev->qc_area); + addr, dev_info->qc_area_sz, &pf_dev->qc_area); if (pf_dev->qc_bar == NULL) { PMD_INIT_LOG(ERR, "nfp_rtsym_map fails for net.qc"); ret = -EIO; @@ -1013,7 +995,7 @@ nfp_pf_init(struct rte_pci_device *pci_dev) switch (pf_dev->app_fw_id) { case NFP_APP_FW_CORE_NIC: PMD_INIT_LOG(INFO, "Initializing coreNIC"); - ret = nfp_init_app_fw_nic(pf_dev); + ret = nfp_init_app_fw_nic(pf_dev, dev_info); if (ret != 0) { PMD_INIT_LOG(ERR, "Could not initialize coreNIC!"); goto hwqueues_cleanup; @@ -1021,7 +1003,7 @@ nfp_pf_init(struct rte_pci_device *pci_dev) break; case NFP_APP_FW_FLOWER_NIC: PMD_INIT_LOG(INFO, "Initializing Flower"); - ret = nfp_init_app_fw_flower(pf_dev); + ret = nfp_init_app_fw_flower(pf_dev, dev_info); if (ret != 0) { PMD_INIT_LOG(ERR, "Could not initialize Flower!"); goto hwqueues_cleanup; @@ -1111,10 +1093,17 @@ nfp_pf_secondary_init(struct rte_pci_device *pci_dev) struct nfp_cpp *cpp; enum nfp_app_fw_id app_fw_id; struct nfp_rtsym_table *sym_tbl; + const struct nfp_dev_info *dev_info; if (pci_dev == NULL) return -ENODEV; + dev_info = nfp_dev_info_get(pci_dev->id.device_id); + if (dev_info == NULL) { + PMD_INIT_LOG(ERR, "Not supported device ID"); + return -ENODEV; + } + /* * When device bound to UIO, the device could be used, by mistake, * by two DPDK apps, and the UIO driver does not avoid it. This diff --git a/drivers/net/nfp/nfp_ethdev_vf.c b/drivers/net/nfp/nfp_ethdev_vf.c index eaf815d06d..1a02a857ea 100644 --- a/drivers/net/nfp/nfp_ethdev_vf.c +++ b/drivers/net/nfp/nfp_ethdev_vf.c @@ -268,12 +268,20 @@ nfp_netvf_init(struct rte_eth_dev *eth_dev) uint32_t start_q; int port = 0; int err; + const struct nfp_dev_info *dev_info; PMD_INIT_FUNC_TRACE(); pci_dev = RTE_ETH_DEV_TO_PCI(eth_dev); + dev_info = nfp_dev_info_get(pci_dev->id.device_id); + if (dev_info == NULL) { + PMD_INIT_LOG(ERR, "Not supported device ID"); + return -ENODEV; + } + hw = NFP_NET_DEV_PRIVATE_TO_HW(eth_dev->data->dev_private); + hw->dev_info = dev_info; hw->ctrl_bar = pci_dev->mem_resource[0].addr; if (hw->ctrl_bar == NULL) { @@ -305,19 +313,10 @@ nfp_netvf_init(struct rte_eth_dev *eth_dev) } /* Work out where in the BAR the queues start. */ - switch (pci_dev->id.device_id) { - case PCI_DEVICE_ID_NFP3800_VF_NIC: - case PCI_DEVICE_ID_NFP6000_VF_NIC: - start_q = nn_cfg_readl(hw, NFP_NET_CFG_START_TXQ); - tx_bar_off = nfp_pci_queue(pci_dev, start_q); - start_q = nn_cfg_readl(hw, NFP_NET_CFG_START_RXQ); - rx_bar_off = nfp_pci_queue(pci_dev, start_q); - break; - default: - PMD_DRV_LOG(ERR, "nfp_net: no device ID matching"); - err = -ENODEV; - goto dev_err_ctrl_map; - } + start_q = nn_cfg_readl(hw, NFP_NET_CFG_START_TXQ); + tx_bar_off = nfp_qcp_queue_offset(dev_info, start_q); + start_q = nn_cfg_readl(hw, NFP_NET_CFG_START_RXQ); + rx_bar_off = nfp_qcp_queue_offset(dev_info, start_q); PMD_INIT_LOG(DEBUG, "tx_bar_off: 0x%" PRIx64 "", tx_bar_off); PMD_INIT_LOG(DEBUG, "rx_bar_off: 0x%" PRIx64 "", rx_bar_off); diff --git a/drivers/net/nfp/nfp_rxtx.c b/drivers/net/nfp/nfp_rxtx.c index f0c371ea2b..1b8bb3471d 100644 --- a/drivers/net/nfp/nfp_rxtx.c +++ b/drivers/net/nfp/nfp_rxtx.c @@ -677,7 +677,6 @@ nfp_net_rx_queue_setup(struct rte_eth_dev *dev, const struct rte_eth_rxconf *rx_conf, struct rte_mempool *mp) { - int ret; uint16_t min_rx_desc; uint16_t max_rx_desc; const struct rte_memzone *tz; @@ -689,9 +688,7 @@ nfp_net_rx_queue_setup(struct rte_eth_dev *dev, PMD_INIT_FUNC_TRACE(); - ret = nfp_net_rx_desc_limits(hw, &min_rx_desc, &max_rx_desc); - if (ret != 0) - return ret; + nfp_net_rx_desc_limits(hw, &min_rx_desc, &max_rx_desc); /* Validating number of descriptors */ rx_desc_sz = nb_desc * sizeof(struct nfp_net_rx_desc); diff --git a/drivers/net/nfp/nfp_rxtx.h b/drivers/net/nfp/nfp_rxtx.h index 48e548b02d..6d1c8e4605 100644 --- a/drivers/net/nfp/nfp_rxtx.h +++ b/drivers/net/nfp/nfp_rxtx.h @@ -74,18 +74,6 @@ struct nfp_meta_parsed { } vlan[NFP_META_MAX_VLANS]; }; -/* - * The maximum number of descriptors is limited by design as - * DPDK uses uint16_t variables for these values - */ -#define NFP_NET_MAX_TX_DESC (32 * 1024) -#define NFP_NET_MIN_TX_DESC 256 -#define NFP3800_NET_MIN_TX_DESC 512 - -#define NFP_NET_MAX_RX_DESC (32 * 1024) -#define NFP_NET_MIN_RX_DESC 256 -#define NFP3800_NET_MIN_RX_DESC 512 - /* Descriptor alignment */ #define NFP_ALIGN_RING_DESC 128 diff --git a/drivers/net/nfp/nfpcore/nfp_dev.c b/drivers/net/nfp/nfpcore/nfp_dev.c new file mode 100644 index 0000000000..7799fa699a --- /dev/null +++ b/drivers/net/nfp/nfpcore/nfp_dev.c @@ -0,0 +1,81 @@ +/* SPDX-License-Identifier: BSD-3-Clause + * Copyright(c) 2023 Corigine, Inc. + * All rights reserved. + */ + +#include "nfp_dev.h" + +#include + +#include "nfp_platform.h" + +/* + * Note: The value of 'max_qc_size' is different from kernel driver, + * because DPDK use 'uint16_t' as the data type. + */ +const struct nfp_dev_info nfp_dev_info[NFP_DEV_CNT] = { + [NFP_DEV_NFP3800] = { + .qc_idx_mask = GENMASK(8, 0), + .qc_addr_offset = 0x400000, + .min_qc_size = 512, + .max_qc_size = RTE_BIT32(15), /**< 32K */ + + .chip_names = "NFP3800", + .pcie_cfg_expbar_offset = 0x0a00, + .qc_area_sz = 0x100000, + .pf_num_per_unit = 4, + }, + [NFP_DEV_NFP3800_VF] = { + .qc_idx_mask = GENMASK(8, 0), + .qc_addr_offset = 0, + .min_qc_size = 512, + .max_qc_size = RTE_BIT32(15), /**< 32K */ + }, + [NFP_DEV_NFP6000] = { + .qc_idx_mask = GENMASK(7, 0), + .qc_addr_offset = 0x80000, + .min_qc_size = 256, + .max_qc_size = RTE_BIT32(15), /**< 32K */ + + .chip_names = "NFP4000/NFP6000", + .pcie_cfg_expbar_offset = 0x0400, + .qc_area_sz = 0x80000, + .pf_num_per_unit = 1, + }, + [NFP_DEV_NFP6000_VF] = { + .qc_idx_mask = GENMASK(7, 0), + .qc_addr_offset = 0, + .min_qc_size = 256, + .max_qc_size = RTE_BIT32(15), /**< 32K */ + }, +}; + +const struct nfp_dev_info * +nfp_dev_info_get(uint16_t device_id) +{ + enum nfp_dev_id id; + + switch (device_id) { + case PCI_DEVICE_ID_NFP3800_PF_NIC: + id = NFP_DEV_NFP3800; + break; + case PCI_DEVICE_ID_NFP3800_VF_NIC: + id = NFP_DEV_NFP3800_VF; + break; + case PCI_DEVICE_ID_NFP4000_PF_NIC: + case PCI_DEVICE_ID_NFP6000_PF_NIC: + id = NFP_DEV_NFP6000; + break; + case PCI_DEVICE_ID_NFP6000_VF_NIC: + id = NFP_DEV_NFP6000_VF; + break; + default: + id = NFP_DEV_CNT; + break; + } + + if (id >= NFP_DEV_CNT) + return NULL; + + return &nfp_dev_info[id]; +} diff --git a/drivers/net/nfp/nfpcore/nfp_dev.h b/drivers/net/nfp/nfpcore/nfp_dev.h new file mode 100644 index 0000000000..b0fffff619 --- /dev/null +++ b/drivers/net/nfp/nfpcore/nfp_dev.h @@ -0,0 +1,44 @@ +/* SPDX-License-Identifier: BSD-3-Clause + * Copyright(c) 2023 Corigine, Inc. + * All rights reserved. + */ + +#ifndef __NFP_DEV_H__ +#define __NFP_DEV_H__ + +#include + +#define PCI_VENDOR_ID_NETRONOME 0x19ee +#define PCI_VENDOR_ID_CORIGINE 0x1da8 + +#define PCI_DEVICE_ID_NFP3800_PF_NIC 0x3800 +#define PCI_DEVICE_ID_NFP3800_VF_NIC 0x3803 +#define PCI_DEVICE_ID_NFP4000_PF_NIC 0x4000 +#define PCI_DEVICE_ID_NFP6000_PF_NIC 0x6000 +#define PCI_DEVICE_ID_NFP6000_VF_NIC 0x6003 /* Include NFP4000VF */ + +enum nfp_dev_id { + NFP_DEV_NFP3800, + NFP_DEV_NFP3800_VF, + NFP_DEV_NFP6000, + NFP_DEV_NFP6000_VF, + NFP_DEV_CNT, +}; + +struct nfp_dev_info { + /* Required fields */ + uint32_t qc_idx_mask; + uint32_t qc_addr_offset; + uint32_t min_qc_size; + uint32_t max_qc_size; + + /* PF-only fields */ + const char *chip_names; + uint32_t pcie_cfg_expbar_offset; + uint32_t qc_area_sz; + uint8_t pf_num_per_unit; +}; + +const struct nfp_dev_info *nfp_dev_info_get(uint16_t device_id); + +#endif /* __NFP_DEV_H__ */