doc: add note about VMXNET3 on AMD with ESXI

Message ID 20230811133214.4843-1-igordptx@gmail.com (mailing list archive)
State Superseded, archived
Delegated to: Ferruh Yigit
Headers
Series doc: add note about VMXNET3 on AMD with ESXI |

Checks

Context Check Description
ci/checkpatch warning coding style issues
ci/loongarch-compilation success Compilation OK
ci/loongarch-unit-testing success Unit Testing PASS
ci/Intel-compilation success Compilation OK
ci/intel-Testing success Testing PASS
ci/github-robot: build success github build: passed
ci/intel-Functional success Functional PASS
ci/iol-unit-amd64-testing success Testing PASS
ci/iol-unit-arm64-testing success Testing PASS
ci/iol-compile-arm64-testing success Testing PASS
ci/iol-intel-Performance success Performance Testing PASS
ci/iol-sample-apps-testing success Testing PASS
ci/iol-broadcom-Performance success Performance Testing PASS
ci/iol-intel-Functional success Functional Testing PASS
ci/iol-broadcom-Functional success Functional Testing PASS
ci/iol-compile-amd64-testing success Testing PASS

Commit Message

Igor de Paula Aug. 11, 2023, 1:32 p.m. UTC
  ---
 .mailmap                    | 1 +
 doc/guides/nics/vmxnet3.rst | 2 ++
 2 files changed, 3 insertions(+)
  

Patch

diff --git a/.mailmap b/.mailmap
index 864d33ee46..d408f11a97 100644
--- a/.mailmap
+++ b/.mailmap
@@ -1638,3 +1638,4 @@  Ziye Yang <ziye.yang@intel.com>
 Zoltan Kiss <zoltan.kiss@schaman.hu> <zoltan.kiss@linaro.org>
 Zorik Machulsky <zorik@amazon.com>
 Zyta Szpak <zyta@marvell.com> <zr@semihalf.com> <zyta.szpak@semihalf.com>
+Igor de Paula <igordptx@gmail.com>
\ No newline at end of file
diff --git a/doc/guides/nics/vmxnet3.rst b/doc/guides/nics/vmxnet3.rst
index db242cd642..3f498b905d 100644
--- a/doc/guides/nics/vmxnet3.rst
+++ b/doc/guides/nics/vmxnet3.rst
@@ -100,6 +100,8 @@  There are several options available for filtering packets at VMXNET3 device leve
 
     *   Multicast with Multicast Filter table is not supported.
 
+    *   IOVA as VA on AMD hosts is supported from ESXi 7.0 U1 onwards.
+
 Prerequisites
 -------------