From patchwork Thu Feb 24 03:10:17 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Suanming Mou X-Patchwork-Id: 108203 X-Patchwork-Delegate: rasland@nvidia.com Return-Path: X-Original-To: patchwork@inbox.dpdk.org Delivered-To: patchwork@inbox.dpdk.org Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id F1FD5A0353; Thu, 24 Feb 2022 04:10:57 +0100 (CET) Received: from [217.70.189.124] (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id BF18141155; Thu, 24 Feb 2022 04:10:55 +0100 (CET) Received: from NAM02-DM3-obe.outbound.protection.outlook.com (mail-dm3nam07on2049.outbound.protection.outlook.com [40.107.95.49]) by mails.dpdk.org (Postfix) with ESMTP id 84D784114D for ; Thu, 24 Feb 2022 04:10:53 +0100 (CET) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=INmkkBAHe6uc4sfowajiscdI7ndq0FzxYsTaNOz4LsAKuaLvsbLBdJE/+0KNLLWdRAR2bGe+Esxh5OG6yo40OQD1k8eThnrwj/zL3kHRR2yOUI3pbwWlv/MDgG/vIoilrt2m2pQXh4AMahtTYQ58rTAu6a4EnWMQFZ4zwnTdKIe9xdtT16Xvv92MPYGVOrx4NxNeTQHVvLWMXN4puxf+QRVYjxOha/E9FoXj8mOrfpF40maLNrNy6hGp3+ER+BLnCTVpEutjarRG+AbucToYaN+YFMmkA6q1k2IRDv2e7UqOXV+ZXMxbL0+/L/QxdRybAW+sSho0j9ZmDaKd95YCrQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=3htd9kJnFKeYGtHPjC2ESq2+l9WpZhvQMebTKDc1BKs=; b=SciD+N3cSwquVtoIsFtyRSBMNDCk90yZ6c+CNufxyHxX6V7crJr5WyZZqyNRDFWugYwr+pJiANdD+XNtKI/ZdMDhgQ9fidg+IylY1dQJjz85Evk0q58HJaYRbf+VaNsNj5oeWnewH9ecccldPP5/codcaAsjis10HVOseXBrhoChEQRCOkMkdq2B7XwkzzygLgFNAT8I8C+PTAxhOu3/k8K7SQ3wK4nC09XEQcinlSeeFk6BE4lbn6Fydz+filsP3qhrp09QFgdVzNPWmU0wvZRavmNIZ0JqSAvXja2x8tVIeLPX/zYyHUszedyCEcxHG/rKfrppHAFZ4k6fVyQIyg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 12.22.5.234) smtp.rcpttodomain=dpdk.org smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=3htd9kJnFKeYGtHPjC2ESq2+l9WpZhvQMebTKDc1BKs=; b=C8acMpyhsKHYw/LPiuxWAqQBxm2fSD5iGJP0axkFaJ5P57+2L9JzimpVyLP0mBgafz8ZGPmAQz92Gs1kzW9O1wLrQonNKWz8/5Ijd2hSE9tSjqeIi+xWQcXjXic+TO7SSEeSKKENneZv6NEVA+ticb2+4h4bL19U9d3uLxaSsoRJuiT4ZRJOSdv6AzSocLi5vxd9Zaz8HP/mHN5YFrB5+mD5ewcXhyzHsGRyczh99FGDn7jkspyhglEIMy7R01nglACKVc9Y/zPZMElDTS3pNXYt3yCSTwN+QOo6DFgRwe+qj0uCGrFcIoz6GZVQQI9soAn4X3ad7lTLltEeIasU3w== Received: from MW3PR05CA0014.namprd05.prod.outlook.com (2603:10b6:303:2b::19) by DM4PR12MB5118.namprd12.prod.outlook.com (2603:10b6:5:391::12) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4995.17; Thu, 24 Feb 2022 03:10:51 +0000 Received: from CO1NAM11FT068.eop-nam11.prod.protection.outlook.com (2603:10b6:303:2b:cafe::48) by MW3PR05CA0014.outlook.office365.com (2603:10b6:303:2b::19) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5038.9 via Frontend Transport; Thu, 24 Feb 2022 03:10:50 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 12.22.5.234) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 12.22.5.234 as permitted sender) receiver=protection.outlook.com; client-ip=12.22.5.234; helo=mail.nvidia.com; Received: from mail.nvidia.com (12.22.5.234) by CO1NAM11FT068.mail.protection.outlook.com (10.13.175.142) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384) id 15.20.5017.22 via Frontend Transport; Thu, 24 Feb 2022 03:10:50 +0000 Received: from rnnvmail201.nvidia.com (10.129.68.8) by DRHQMAIL101.nvidia.com (10.27.9.10) with Microsoft SMTP Server (TLS) id 15.0.1497.18; Thu, 24 Feb 2022 03:10:49 +0000 Received: from nvidia.com (10.126.231.35) by rnnvmail201.nvidia.com (10.129.68.8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.9; Wed, 23 Feb 2022 19:10:46 -0800 From: Suanming Mou To: , CC: , , Subject: [PATCH v3 02/14] net/mlx5: add HW steering low-level abstract code Date: Thu, 24 Feb 2022 05:10:17 +0200 Message-ID: <20220224031029.14049-3-suanmingm@nvidia.com> X-Mailer: git-send-email 2.18.1 In-Reply-To: <20220224031029.14049-1-suanmingm@nvidia.com> References: <20220210162926.20436-1-suanmingm@nvidia.com> <20220224031029.14049-1-suanmingm@nvidia.com> MIME-Version: 1.0 X-Originating-IP: [10.126.231.35] X-ClientProxiedBy: rnnvmail201.nvidia.com (10.129.68.8) To rnnvmail201.nvidia.com (10.129.68.8) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: 60c6af8a-dc8d-464d-edb3-08d9f74342a1 X-MS-TrafficTypeDiagnostic: DM4PR12MB5118:EE_ X-Microsoft-Antispam-PRVS: X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: bHAmlm/sjxusUmp1kW83IxpgkcO6at39oMEV9Jvx0o4F2YDZY1EbcqgbXsHsQb+5RVx5BBTKQyclHJXrR1shV2v8PmBoPsZayP7aY6jb8A0rK07qUBQxc85QcPLCs1kbPIKBAPz/bwtiLyofk0Auin9oIs2ZsZwc16CE2PYnjU0/YO6IpBFxFtayspv2IdqfOCCEvF3TXS325tj2YrHtpML1te9jYUT1z3btTXe7MVh4KmTfVefKPUT3WlzqP8CmqZ4CE9T5G2g41l4JQlCZF8edEQvtnmgkds7sjoSgBezcOh4wM/io+vKd6yG6aof7wQd2gO8keXP8EGtbMXbLmugdjaSOsOTAF+AAXNacHfSMXYYLs6ERbEiJWbob7nnRiByvIyrjl+WIwtiv4YO22yeWakfj/gLeenYR5/iRcwMWW4Gwav0hMYmLJbypdbANHBJTn1NUT2cEUmeP58OGRrSpAIzTkU8JwQ4+qYBUBZ9piSW3BXMoqoSYUmM+jg5VPWTymJ37cQ7tbQwtTEhJA1vb1B7Z8j3BzIRcx3a6Au74LQFmzfPFm+ZRa4dIuJUUyezz+ZIQ/XXH+PrIijUBzdJrEm0IDS2tPExGqdU26Zg/ETjlXMAUT4sVB/CJvR/Z5F/bZDvN86HgqCO1sWxMflqh3NWfizSKF27r3Wejc1Q60NvX2HXB18aW0iCqOsDYUGUK9vWn3gXT8rJWqaqVhA== X-Forefront-Antispam-Report: CIP:12.22.5.234; CTRY:US; LANG:en; SCL:1; SRV:; IPV:CAL; SFV:NSPM; H:mail.nvidia.com; PTR:InfoNoRecords; CAT:NONE; SFS:(13230001)(4636009)(46966006)(36840700001)(40470700004)(426003)(336012)(36756003)(5660300002)(508600001)(6286002)(2616005)(47076005)(40460700003)(26005)(186003)(36860700001)(16526019)(55016003)(6636002)(1076003)(4326008)(8676002)(70206006)(70586007)(316002)(6666004)(81166007)(82310400004)(7696005)(30864003)(2906002)(110136005)(356005)(54906003)(8936002)(83380400001)(86362001)(36900700001); DIR:OUT; SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 24 Feb 2022 03:10:50.0851 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 60c6af8a-dc8d-464d-edb3-08d9f74342a1 X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[12.22.5.234]; Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: CO1NAM11FT068.eop-nam11.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: DM4PR12MB5118 X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org The HW steering low-level implementation will be added later in another patch series. To avoid the linkage issues the abstract stub replacement is provided currently. Signed-off-by: Suanming Mou Acked-by: Viacheslav Ovsiienko --- drivers/net/mlx5/meson.build | 1 + drivers/net/mlx5/mlx5_dr.c | 383 +++++++++++++++++++++++++++++ drivers/net/mlx5/mlx5_dr.h | 456 +++++++++++++++++++++++++++++++++++ 3 files changed, 840 insertions(+) create mode 100644 drivers/net/mlx5/mlx5_dr.c create mode 100644 drivers/net/mlx5/mlx5_dr.h diff --git a/drivers/net/mlx5/meson.build b/drivers/net/mlx5/meson.build index 39a2b8c523..393b2c97ac 100644 --- a/drivers/net/mlx5/meson.build +++ b/drivers/net/mlx5/meson.build @@ -14,6 +14,7 @@ sources = files( 'mlx5.c', 'mlx5_ethdev.c', 'mlx5_flow.c', + 'mlx5_dr.c', 'mlx5_flow_meter.c', 'mlx5_flow_dv.c', 'mlx5_flow_hw.c', diff --git a/drivers/net/mlx5/mlx5_dr.c b/drivers/net/mlx5/mlx5_dr.c new file mode 100644 index 0000000000..7218708986 --- /dev/null +++ b/drivers/net/mlx5/mlx5_dr.c @@ -0,0 +1,383 @@ +/* SPDX-License-Identifier: BSD-3-Clause + * Copyright (c) 2021 NVIDIA CORPORATION. All rights reserved. + */ +#include + +#include "mlx5_defs.h" +#if defined(HAVE_IBV_FLOW_DV_SUPPORT) || !defined(HAVE_INFINIBAND_VERBS_H) +#include "mlx5_dr.h" + +/* + * The following null stubs are prepared in order not to break the linkage + * before the HW steering low-level implementation is added. + */ + +/* Open a context used for direct rule insertion using hardware steering. + * Each context can contain multiple tables of different types. + * + * @param[in] ibv_ctx + * The ibv context to used for HWS. + * @param[in] attr + * Attributes used for context open. + * @return pointer to mlx5dr_context on success NULL otherwise. + */ +__rte_weak struct mlx5dr_context * +mlx5dr_context_open(void *ibv_ctx, + struct mlx5dr_context_attr *attr) +{ + (void)ibv_ctx; + (void)attr; + return NULL; +} + +/* Close a context used for direct hardware steering. + * + * @param[in] ctx + * mlx5dr context to close. + * @return zero on success non zero otherwise. + */ +__rte_weak int +mlx5dr_context_close(struct mlx5dr_context *ctx) +{ + (void)ctx; + return 0; +} + +/* Create a new direct rule table. Each table can contain multiple matchers. + * + * @param[in] ctx + * The context in which the new table will be opened. + * @param[in] attr + * Attributes used for table creation. + * @return pointer to mlx5dr_table on success NULL otherwise. + */ +__rte_weak struct mlx5dr_table * +mlx5dr_table_create(struct mlx5dr_context *ctx, + struct mlx5dr_table_attr *attr) +{ + (void)ctx; + (void)attr; + return NULL; +} + +/* Destroy direct rule table. + * + * @param[in] tbl + * mlx5dr table to destroy. + * @return zero on success non zero otherwise. + */ +__rte_weak int mlx5dr_table_destroy(struct mlx5dr_table *tbl) +{ + (void)tbl; + return 0; +} + +/* Create new match template based on items mask, the match template + * will be used for matcher creation. + * + * @param[in] items + * Describe the mask for template creation + * @param[in] flags + * Template creation flags + * @return pointer to mlx5dr_match_template on success NULL otherwise + */ +__rte_weak struct mlx5dr_match_template * +mlx5dr_match_template_create(const struct rte_flow_item items[], + enum mlx5dr_match_template_flags flags) +{ + (void)items; + (void)flags; + return NULL; +} + +/* Destroy match template. + * + * @param[in] mt + * Match template to destroy. + * @return zero on success non zero otherwise. + */ +__rte_weak int +mlx5dr_match_template_destroy(struct mlx5dr_match_template *mt) +{ + (void)mt; + return 0; +} + +/* Create a new direct rule matcher. Each matcher can contain multiple rules. + * Matchers on the table will be processed by priority. Matching fields and + * mask are described by the match template. In some cases multiple match + * templates can be used on the same matcher. + * + * @param[in] table + * The table in which the new matcher will be opened. + * @param[in] mt + * Array of match templates to be used on matcher. + * @param[in] num_of_mt + * Number of match templates in mt array. + * @param[in] attr + * Attributes used for matcher creation. + * @return pointer to mlx5dr_matcher on success NULL otherwise. + */ +__rte_weak struct mlx5dr_matcher * +mlx5dr_matcher_create(struct mlx5dr_table *table __rte_unused, + struct mlx5dr_match_template *mt[] __rte_unused, + uint8_t num_of_mt __rte_unused, + struct mlx5dr_matcher_attr *attr __rte_unused) +{ + return NULL; +} + +/* Destroy direct rule matcher. + * + * @param[in] matcher + * Matcher to destroy. + * @return zero on success non zero otherwise. + */ +__rte_weak int +mlx5dr_matcher_destroy(struct mlx5dr_matcher *matcher __rte_unused) +{ + return 0; +} + +/* Enqueue create rule operation. + * + * @param[in] matcher + * The matcher in which the new rule will be created. + * @param[in] mt_idx + * Match template index to create the rule with. + * @param[in] items + * The items used for the value matching. + * @param[in] rule_actions + * Rule action to be executed on match. + * @param[in] num_of_actions + * Number of rule actions. + * @param[in] attr + * Rule creation attributes. + * @param[in, out] rule_handle + * A valid rule handle. The handle doesn't require any initialization. + * @return zero on successful enqueue non zero otherwise. + */ +__rte_weak int +mlx5dr_rule_create(struct mlx5dr_matcher *matcher __rte_unused, + uint8_t mt_idx __rte_unused, + const struct rte_flow_item items[] __rte_unused, + struct mlx5dr_rule_action rule_actions[] __rte_unused, + uint8_t num_of_actions __rte_unused, + struct mlx5dr_rule_attr *attr __rte_unused, + struct mlx5dr_rule *rule_handle __rte_unused) +{ + return 0; +} + +/* Enqueue destroy rule operation. + * + * @param[in] rule + * The rule destruction to enqueue. + * @param[in] attr + * Rule destruction attributes. + * @return zero on successful enqueue non zero otherwise. + */ +__rte_weak int +mlx5dr_rule_destroy(struct mlx5dr_rule *rule __rte_unused, + struct mlx5dr_rule_attr *attr __rte_unused) +{ + return 0; +} + +/* Create direct rule drop action. + * + * @param[in] ctx + * The context in which the new action will be created. + * @param[in] flags + * Action creation flags. (enum mlx5dr_action_flags) + * @return pointer to mlx5dr_action on success NULL otherwise. + */ +__rte_weak struct mlx5dr_action * +mlx5dr_action_create_dest_drop(struct mlx5dr_context *ctx __rte_unused, + uint32_t flags __rte_unused) +{ + return NULL; +} + +/* Create direct rule default miss action. + * Defaults are RX: Drop TX: Wire. + * + * @param[in] ctx + * The context in which the new action will be created. + * @param[in] flags + * Action creation flags. (enum mlx5dr_action_flags) + * @return pointer to mlx5dr_action on success NULL otherwise. + */ +__rte_weak struct mlx5dr_action * +mlx5dr_action_create_default_miss(struct mlx5dr_context *ctx __rte_unused, + uint32_t flags __rte_unused) +{ + return NULL; +} + +/* Create direct rule goto table action. + * + * @param[in] ctx + * The context in which the new action will be created. + * @param[in] tbl + * Destination table. + * @param[in] flags + * Action creation flags. (enum mlx5dr_action_flags) + * @return pointer to mlx5dr_action on success NULL otherwise. + */ +__rte_weak struct mlx5dr_action * +mlx5dr_action_create_dest_table(struct mlx5dr_context *ctx __rte_unused, + struct mlx5dr_table *tbl __rte_unused, + uint32_t flags __rte_unused) +{ + return NULL; +} + +/* Create direct rule goto TIR action. + * + * @param[in] ctx + * The context in which the new action will be created. + * @param[in] obj + * Direct rule TIR devx object. + * @param[in] flags + * Action creation flags. (enum mlx5dr_action_flags) + * @return pointer to mlx5dr_action on success NULL otherwise. + */ +__rte_weak struct mlx5dr_action * +mlx5dr_action_create_dest_tir(struct mlx5dr_context *ctx __rte_unused, + struct mlx5dr_devx_obj *obj __rte_unused, + uint32_t flags __rte_unused) +{ + return NULL; +} + +/* Create direct rule TAG action. + * + * @param[in] ctx + * The context in which the new action will be created. + * @param[in] flags + * Action creation flags. (enum mlx5dr_action_flags) + * @return pointer to mlx5dr_action on success NULL otherwise. + */ +__rte_weak struct mlx5dr_action * +mlx5dr_action_create_tag(struct mlx5dr_context *ctx __rte_unused, + uint32_t flags __rte_unused) +{ + return NULL; +} + +/* Create direct rule counter action. + * + * @param[in] ctx + * The context in which the new action will be created. + * @param[in] obj + * Direct rule counter devx object. + * @param[in] flags + * Action creation flags. (enum mlx5dr_action_flags) + * @return pointer to mlx5dr_action on success NULL otherwise. + */ +__rte_weak struct mlx5dr_action * +mlx5dr_action_create_counter(struct mlx5dr_context *ctx, + struct mlx5dr_devx_obj *obj, + uint32_t flags); + +/* Create direct rule reformat action. + * + * @param[in] ctx + * The context in which the new action will be created. + * @param[in] reformat_type + * Type of reformat. + * @param[in] data_sz + * Size in bytes of data. + * @param[in] inline_data + * Header data array in case of inline action. + * @param[in] log_bulk_size + * Number of unique values used with this pattern. + * @param[in] flags + * Action creation flags. (enum mlx5dr_action_flags) + * @return pointer to mlx5dr_action on success NULL otherwise. + */ +__rte_weak struct mlx5dr_action * +mlx5dr_action_create_reformat(struct mlx5dr_context *ctx __rte_unused, + enum mlx5dr_action_reformat_type reformat_type __rte_unused, + size_t data_sz __rte_unused, + void *inline_data __rte_unused, + uint32_t log_bulk_size __rte_unused, + uint32_t flags __rte_unused) +{ + return NULL; +} + +/* Create direct rule modify header action. + * + * @param[in] ctx + * The context in which the new action will be created. + * @param[in] pattern_sz + * Byte size of the pattern array. + * @param[in] pattern + * PRM format modify pattern action array. + * @param[in] log_bulk_size + * Number of unique values used with this pattern. + * @param[in] flags + * Action creation flags. (enum mlx5dr_action_flags) + * @return pointer to mlx5dr_action on success NULL otherwise. + */ +__rte_weak struct mlx5dr_action * +mlx5dr_action_create_modify_header(struct mlx5dr_context *ctx, + size_t pattern_sz, + rte_be64_t pattern[], + uint32_t log_bulk_size, + uint32_t flags); + +/* Destroy direct rule action. + * + * @param[in] action + * The action to destroy. + * @return zero on success non zero otherwise. + */ +__rte_weak int +mlx5dr_action_destroy(struct mlx5dr_action *action __rte_unused) +{ + return 0; +} + +/* Poll queue for rule creation and deletions completions. + * + * @param[in] ctx + * The context to which the queue belong to. + * @param[in] queue_id + * The id of the queue to poll. + * @param[in, out] res + * Completion array. + * @param[in] res_nb + * Maximum number of results to return. + * @return negative number on failure, the number of completions otherwise. + */ +__rte_weak int +mlx5dr_send_queue_poll(struct mlx5dr_context *ctx __rte_unused, + uint16_t queue_id __rte_unused, + struct rte_flow_op_result res[] __rte_unused, + uint32_t res_nb __rte_unused) +{ + return 0; +} + +/* Perform an action on the queue + * + * @param[in] ctx + * The context to which the queue belong to. + * @param[in] queue_id + * The id of the queue to perform the action on. + * @param[in] actions + * Actions to perform on the queue. (enum mlx5dr_send_queue_actions) + * @return zero on success non zero otherwise. + */ +__rte_weak int +mlx5dr_send_queue_action(struct mlx5dr_context *ctx __rte_unused, + uint16_t queue_id __rte_unused, + uint32_t actions __rte_unused) +{ + return 0; +} + +#endif diff --git a/drivers/net/mlx5/mlx5_dr.h b/drivers/net/mlx5/mlx5_dr.h new file mode 100644 index 0000000000..d0b2c15652 --- /dev/null +++ b/drivers/net/mlx5/mlx5_dr.h @@ -0,0 +1,456 @@ +/* SPDX-License-Identifier: BSD-3-Clause + * Copyright (c) 2021 NVIDIA CORPORATION. All rights reserved. + */ + +#ifndef MLX5_DR_H_ +#define MLX5_DR_H_ + +#include + +struct mlx5dr_context; +struct mlx5dr_table; +struct mlx5dr_matcher; +struct mlx5dr_rule; + +enum mlx5dr_table_type { + MLX5DR_TABLE_TYPE_NIC_RX, + MLX5DR_TABLE_TYPE_NIC_TX, + MLX5DR_TABLE_TYPE_FDB, + MLX5DR_TABLE_TYPE_MAX, +}; + +enum mlx5dr_matcher_resource_mode { + /* Allocate resources based on number of rules with minimal failure probability */ + MLX5DR_MATCHER_RESOURCE_MODE_RULE, + /* Allocate fixed size hash table based on given column and rows */ + MLX5DR_MATCHER_RESOURCE_MODE_HTABLE, +}; + +enum mlx5dr_action_flags { + MLX5DR_ACTION_FLAG_ROOT_RX = 1 << 0, + MLX5DR_ACTION_FLAG_ROOT_TX = 1 << 1, + MLX5DR_ACTION_FLAG_ROOT_FDB = 1 << 2, + MLX5DR_ACTION_FLAG_HWS_RX = 1 << 3, + MLX5DR_ACTION_FLAG_HWS_TX = 1 << 4, + MLX5DR_ACTION_FLAG_HWS_FDB = 1 << 5, + MLX5DR_ACTION_FLAG_INLINE = 1 << 6, +}; + +enum mlx5dr_action_reformat_type { + MLX5DR_ACTION_REFORMAT_TYPE_TNL_L2_TO_L2, + MLX5DR_ACTION_REFORMAT_TYPE_L2_TO_TNL_L2, + MLX5DR_ACTION_REFORMAT_TYPE_TNL_L3_TO_L2, + MLX5DR_ACTION_REFORMAT_TYPE_L2_TO_TNL_L3, +}; + +enum mlx5dr_match_template_flags { + /* Allow relaxed matching by skipping derived dependent match fields. */ + MLX5DR_MATCH_TEMPLATE_FLAG_RELAXED_MATCH = 1, +}; + +enum mlx5dr_send_queue_actions { + /* Start executing all pending queued rules and write to HW */ + MLX5DR_SEND_QUEUE_ACTION_DRAIN = 1 << 0, +}; + +struct mlx5dr_context_attr { + uint16_t queues; + uint16_t queue_size; + size_t initial_log_ste_memory; + /* Optional PD used for allocating res ources */ + struct ibv_pd *pd; +}; + +struct mlx5dr_table_attr { + enum mlx5dr_table_type type; + uint32_t level; +}; + +struct mlx5dr_matcher_attr { + uint32_t priority; + enum mlx5dr_matcher_resource_mode mode; + union { + struct { + uint8_t sz_row_log; + uint8_t sz_col_log; + } table; + + struct { + uint8_t num_log; + } rule; + }; +}; + +struct mlx5dr_rule_attr { + uint16_t queue_id; + void *user_data; + uint32_t burst:1; +}; + +struct mlx5dr_devx_obj { + struct mlx5dv_devx_obj *obj; + uint32_t id; +}; + +struct mlx5dr_rule_action { + struct mlx5dr_action *action; + union { + struct { + uint32_t value; + } tag; + + struct { + uint32_t offset; + } counter; + + struct { + uint32_t offset; + uint8_t *data; + } modify_header; + + struct { + uint32_t offset; + uint8_t *data; + } reformat; + + struct { + rte_be32_t vlan_hdr; + } push_vlan; + }; +}; + +enum { + MLX5DR_MATCH_TAG_SZ = 32, + MLX5DR_JAMBO_TAG_SZ = 44, +}; + +enum mlx5dr_rule_status { + MLX5DR_RULE_STATUS_UNKNOWN, + MLX5DR_RULE_STATUS_CREATING, + MLX5DR_RULE_STATUS_CREATED, + MLX5DR_RULE_STATUS_DELETING, + MLX5DR_RULE_STATUS_DELETED, + MLX5DR_RULE_STATUS_FAILED, +}; + +struct mlx5dr_rule { + struct mlx5dr_matcher *matcher; + union { + uint8_t match_tag[MLX5DR_MATCH_TAG_SZ]; + struct ibv_flow *flow; + }; + enum mlx5dr_rule_status status; + uint32_t rtc_used; /* The RTC into which the STE was inserted */ +}; + +/* Open a context used for direct rule insertion using hardware steering. + * Each context can contain multiple tables of different types. + * + * @param[in] ibv_ctx + * The ibv context to used for HWS. + * @param[in] attr + * Attributes used for context open. + * @return pointer to mlx5dr_context on success NULL otherwise. + */ +struct mlx5dr_context * +mlx5dr_context_open(void *ibv_ctx, + struct mlx5dr_context_attr *attr); + +/* Close a context used for direct hardware steering. + * + * @param[in] ctx + * mlx5dr context to close. + * @return zero on success non zero otherwise. + */ +int mlx5dr_context_close(struct mlx5dr_context *ctx); + +/* Create a new direct rule table. Each table can contain multiple matchers. + * + * @param[in] ctx + * The context in which the new table will be opened. + * @param[in] attr + * Attributes used for table creation. + * @return pointer to mlx5dr_table on success NULL otherwise. + */ +struct mlx5dr_table * +mlx5dr_table_create(struct mlx5dr_context *ctx, + struct mlx5dr_table_attr *attr); + +/* Destroy direct rule table. + * + * @param[in] tbl + * mlx5dr table to destroy. + * @return zero on success non zero otherwise. + */ +int mlx5dr_table_destroy(struct mlx5dr_table *tbl); + +/* Create new match template based on items mask, the match template + * will be used for matcher creation. + * + * @param[in] items + * Describe the mask for template creation + * @param[in] flags + * Template creation flags + * @return pointer to mlx5dr_match_template on success NULL otherwise + */ +struct mlx5dr_match_template * +mlx5dr_match_template_create(const struct rte_flow_item items[], + enum mlx5dr_match_template_flags flags); + +/* Destroy match template. + * + * @param[in] mt + * Match template to destroy. + * @return zero on success non zero otherwise. + */ +int mlx5dr_match_template_destroy(struct mlx5dr_match_template *mt); + +/* Create a new direct rule matcher. Each matcher can contain multiple rules. + * Matchers on the table will be processed by priority. Matching fields and + * mask are described by the match template. In some cases multiple match + * templates can be used on the same matcher. + * + * @param[in] table + * The table in which the new matcher will be opened. + * @param[in] mt + * Array of match templates to be used on matcher. + * @param[in] num_of_mt + * Number of match templates in mt array. + * @param[in] attr + * Attributes used for matcher creation. + * @return pointer to mlx5dr_matcher on success NULL otherwise. + */ +struct mlx5dr_matcher * +mlx5dr_matcher_create(struct mlx5dr_table *table, + struct mlx5dr_match_template *mt[], + uint8_t num_of_mt, + struct mlx5dr_matcher_attr *attr); + +/* Destroy direct rule matcher. + * + * @param[in] matcher + * Matcher to destroy. + * @return zero on success non zero otherwise. + */ +int mlx5dr_matcher_destroy(struct mlx5dr_matcher *matcher); + +/* Get the size of the rule handle (mlx5dr_rule) to be used on rule creation. + * + * @return size in bytes of rule handle struct. + */ +size_t mlx5dr_rule_get_handle_size(void); + +/* Enqueue create rule operation. + * + * @param[in] matcher + * The matcher in which the new rule will be created. + * @param[in] mt_idx + * Match template index to create the rule with. + * @param[in] items + * The items used for the value matching. + * @param[in] rule_actions + * Rule action to be executed on match. + * @param[in] num_of_actions + * Number of rule actions. + * @param[in] attr + * Rule creation attributes. + * @param[in, out] rule_handle + * A valid rule handle. The handle doesn't require any initialization. + * @return zero on successful enqueue non zero otherwise. + */ +int mlx5dr_rule_create(struct mlx5dr_matcher *matcher, + uint8_t mt_idx, + const struct rte_flow_item items[], + struct mlx5dr_rule_action rule_actions[], + uint8_t num_of_actions, + struct mlx5dr_rule_attr *attr, + struct mlx5dr_rule *rule_handle); + +/* Enqueue destroy rule operation. + * + * @param[in] rule + * The rule destruction to enqueue. + * @param[in] attr + * Rule destruction attributes. + * @return zero on successful enqueue non zero otherwise. + */ +int mlx5dr_rule_destroy(struct mlx5dr_rule *rule, + struct mlx5dr_rule_attr *attr); + +/* Create direct rule drop action. + * + * @param[in] ctx + * The context in which the new action will be created. + * @param[in] flags + * Action creation flags. (enum mlx5dr_action_flags) + * @return pointer to mlx5dr_action on success NULL otherwise. + */ +struct mlx5dr_action * +mlx5dr_action_create_dest_drop(struct mlx5dr_context *ctx, + uint32_t flags); + +/* Create direct rule default miss action. + * Defaults are RX: Drop TX: Wire. + * + * @param[in] ctx + * The context in which the new action will be created. + * @param[in] flags + * Action creation flags. (enum mlx5dr_action_flags) + * @return pointer to mlx5dr_action on success NULL otherwise. + */ +struct mlx5dr_action * +mlx5dr_action_create_default_miss(struct mlx5dr_context *ctx, + uint32_t flags); + +/* Create direct rule goto table action. + * + * @param[in] ctx + * The context in which the new action will be created. + * @param[in] tbl + * Destination table. + * @param[in] flags + * Action creation flags. (enum mlx5dr_action_flags) + * @return pointer to mlx5dr_action on success NULL otherwise. + */ +struct mlx5dr_action * +mlx5dr_action_create_dest_table(struct mlx5dr_context *ctx, + struct mlx5dr_table *tbl, + uint32_t flags); + +/* Create direct rule goto TIR action. + * + * @param[in] ctx + * The context in which the new action will be created. + * @param[in] obj + * Direct rule TIR devx object. + * @param[in] flags + * Action creation flags. (enum mlx5dr_action_flags) + * @return pointer to mlx5dr_action on success NULL otherwise. + */ +struct mlx5dr_action * +mlx5dr_action_create_dest_tir(struct mlx5dr_context *ctx, + struct mlx5dr_devx_obj *obj, + uint32_t flags); + +/* Create direct rule TAG action. + * + * @param[in] ctx + * The context in which the new action will be created. + * @param[in] flags + * Action creation flags. (enum mlx5dr_action_flags) + * @return pointer to mlx5dr_action on success NULL otherwise. + */ +struct mlx5dr_action * +mlx5dr_action_create_tag(struct mlx5dr_context *ctx, + uint32_t flags); + +/* Create direct rule counter action. + * + * @param[in] ctx + * The context in which the new action will be created. + * @param[in] obj + * Direct rule counter devx object. + * @param[in] flags + * Action creation flags. (enum mlx5dr_action_flags) + * @return pointer to mlx5dr_action on success NULL otherwise. + */ +struct mlx5dr_action * +mlx5dr_action_create_counter(struct mlx5dr_context *ctx, + struct mlx5dr_devx_obj *obj, + uint32_t flags); + +/* Create direct rule reformat action. + * + * @param[in] ctx + * The context in which the new action will be created. + * @param[in] reformat_type + * Type of reformat. + * @param[in] data_sz + * Size in bytes of data. + * @param[in] inline_data + * Header data array in case of inline action. + * @param[in] log_bulk_size + * Number of unique values used with this pattern. + * @param[in] flags + * Action creation flags. (enum mlx5dr_action_flags) + * @return pointer to mlx5dr_action on success NULL otherwise. + */ +struct mlx5dr_action * +mlx5dr_action_create_reformat(struct mlx5dr_context *ctx, + enum mlx5dr_action_reformat_type reformat_type, + size_t data_sz, + void *inline_data, + uint32_t log_bulk_size, + uint32_t flags); + +/* Create direct rule modify header action. + * + * @param[in] ctx + * The context in which the new action will be created. + * @param[in] pattern_sz + * Byte size of the pattern array. + * @param[in] pattern + * PRM format modify pattern action array. + * @param[in] log_bulk_size + * Number of unique values used with this pattern. + * @param[in] flags + * Action creation flags. (enum mlx5dr_action_flags) + * @return pointer to mlx5dr_action on success NULL otherwise. + */ +struct mlx5dr_action * +mlx5dr_action_create_modify_header(struct mlx5dr_context *ctx, + size_t pattern_sz, + rte_be64_t pattern[], + uint32_t log_bulk_size, + uint32_t flags); + +/* Destroy direct rule action. + * + * @param[in] action + * The action to destroy. + * @return zero on success non zero otherwise. + */ +int mlx5dr_action_destroy(struct mlx5dr_action *action); + +/* Poll queue for rule creation and deletions completions. + * + * @param[in] ctx + * The context to which the queue belong to. + * @param[in] queue_id + * The id of the queue to poll. + * @param[in, out] res + * Completion array. + * @param[in] res_nb + * Maximum number of results to return. + * @return negative number on failure, the number of completions otherwise. + */ +int mlx5dr_send_queue_poll(struct mlx5dr_context *ctx, + uint16_t queue_id, + struct rte_flow_op_result res[], + uint32_t res_nb); + +/* Perform an action on the queue + * + * @param[in] ctx + * The context to which the queue belong to. + * @param[in] queue_id + * The id of the queue to perform the action on. + * @param[in] actions + * Actions to perform on the queue. (enum mlx5dr_send_queue_actions) + * @return zero on success non zero otherwise. + */ +int mlx5dr_send_queue_action(struct mlx5dr_context *ctx, + uint16_t queue_id, + uint32_t actions); + +/* Dump HWS info + * + * @param[in] ctx + * The context which to dump the info from. + * @param[in] f + * The file to write the dump to. + * @return zero on success non zero otherwise. + */ +int mlx5dr_debug_dump(struct mlx5dr_context *ctx, FILE *f); + +#endif