From patchwork Tue Oct 12 12:45:49 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Tal Shnaiderman X-Patchwork-Id: 101217 X-Patchwork-Delegate: rasland@nvidia.com Return-Path: X-Original-To: patchwork@inbox.dpdk.org Delivered-To: patchwork@inbox.dpdk.org Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id A5E69A0C47; Tue, 12 Oct 2021 14:47:24 +0200 (CEST) Received: from [217.70.189.124] (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id E1D00411B7; Tue, 12 Oct 2021 14:46:50 +0200 (CEST) Received: from NAM12-BN8-obe.outbound.protection.outlook.com (mail-bn8nam12on2061.outbound.protection.outlook.com [40.107.237.61]) by mails.dpdk.org (Postfix) with ESMTP id D6A35411A2 for ; Tue, 12 Oct 2021 14:46:48 +0200 (CEST) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=Sey3n1kAI3JodVuzR/graNOaXRtNDabi3aWmNQagYKNups5/Q0AGns7JVZAAU0tT9fUbzc0ytfpOzIlqf7UfsuL802SEyPSvhUOH9c+oseKr+ydGW0RLPJ1R/WsBww5vnVowX/USNgpA+NiFfA74n01P1rOfeKyuBIxjJR28LuO524GPVGaz6EaR0F6q4QxKTnoZolM8gWTJI0hdJLamqpZa9/UwkG1Cq6TjWPJJnwJnOagoFSDOeW4D21nDuMfAVUDHiEOYV4sWH7eIeE74SZlcDSxF2VCIAib5O63huuY+wdA1EcOPmuSp2tPu8GUQlKVFOayxg7T9o2YOyprCuw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=9FY1nxaJfqHkGLFd+bxtb5Pst6DWZpi0bHYOQJ/wZU4=; b=lKwWYyQOToqKrcoG2GqAffMkVMW2+YS1VEupMCzTfBgqF2h7OScYp3wv1puoZNrN5lrhyxTUSXorWAn3OOFhQyu2QnD94GKwI+k+RaTIo/ycXq6PoV+8hN/yKOKFuSxqJtOM9NBwh+kdQXWMia0lrCSZQ8jqhUvder0iiajKF0SuBpYAgsdOqg4I00HqKzECH6fYQ3eeggh0/qy09Q3KzLg3rzcTyw4UQJJXm3vMYMHX8L3Rd3uaFj42LkXxyREFunvFqHgkGGnfBUdFqG0eRr3LMaACBARzLtQkyw7qMrKOj+2tjWdpnpDjI3uj4rm9TUgN8CWy+zghMZJ7oprLnw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.112.34) smtp.rcpttodomain=monjalon.net smtp.mailfrom=nvidia.com; dmarc=pass (p=quarantine sp=quarantine pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=9FY1nxaJfqHkGLFd+bxtb5Pst6DWZpi0bHYOQJ/wZU4=; b=kHw1B0bn2D7V+QKr7VpfuI/Jq/AmAGQK6shovt0CQGrZLlzWmdCqkXPNrIOHRwj4fGGetG0BCpjKE8nrKeGbdqCPUM7bwVtLgbvz8as0G+2Ogi3tNwvQL51TYCrPcEuN2B96mzUpKMzjPAUa72aW7a4b0leqsRHBa9WpUOFJTWe2FgWTnuwdXd3xwJ4uF8NrYiCXd8Fhppx0L/i+WNSBQzQ2Q5kVLwV6ZxdfqnxZ95XdhE6cn1GCPBkuQXLppUQf6J1ASsiBHWPR5IdhusgLidouP4fkCCCzjn9R8tSvT3Lq1l1azxYbNNQU/Z/7epKx9k0yGddcAFhj+iDH8OIxXw== Received: from DM5PR12CA0021.namprd12.prod.outlook.com (2603:10b6:4:1::31) by DM6PR12MB4281.namprd12.prod.outlook.com (2603:10b6:5:21e::10) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4587.22; Tue, 12 Oct 2021 12:46:47 +0000 Received: from DM6NAM11FT025.eop-nam11.prod.protection.outlook.com (2603:10b6:4:1:cafe::a9) by DM5PR12CA0021.outlook.office365.com (2603:10b6:4:1::31) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4587.18 via Frontend Transport; Tue, 12 Oct 2021 12:46:47 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.112.34) smtp.mailfrom=nvidia.com; monjalon.net; dkim=none (message not signed) header.d=none;monjalon.net; dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.112.34 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.112.34; helo=mail.nvidia.com; Received: from mail.nvidia.com (216.228.112.34) by DM6NAM11FT025.mail.protection.outlook.com (10.13.172.197) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384) id 15.20.4587.18 via Frontend Transport; Tue, 12 Oct 2021 12:46:47 +0000 Received: from nvidia.com (172.20.187.6) by HQMAIL107.nvidia.com (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1497.18; Tue, 12 Oct 2021 12:46:40 +0000 From: Tal Shnaiderman To: CC: , , , , , , , Date: Tue, 12 Oct 2021 15:45:49 +0300 Message-ID: <20211012124554.21296-9-talshn@nvidia.com> X-Mailer: git-send-email 2.16.1.windows.4 In-Reply-To: <20211012124554.21296-1-talshn@nvidia.com> References: <20211012124554.21296-1-talshn@nvidia.com> MIME-Version: 1.0 X-Originating-IP: [172.20.187.6] X-ClientProxiedBy: HQMAIL111.nvidia.com (172.20.187.18) To HQMAIL107.nvidia.com (172.20.187.13) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: d87401c3-5459-432f-8701-08d98d7e5a8f X-MS-TrafficTypeDiagnostic: DM6PR12MB4281: X-LD-Processed: 43083d15-7273-40c1-b7db-39efd9ccc17a,ExtAddr X-Microsoft-Antispam-PRVS: X-MS-Oob-TLC-OOBClassifiers: OLM:3968; X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: 7PC3y50MdRv37K0MSsUg4AztlooPcjiL9gUpqNKOWdiYJx21h1W/E/AGJTNa7EH5R18IcODjx2E6yvrCZFIKt1v/fOHZRNSkPnFXwQEZdePnlR4w/leGZLefY7MXUfeQHjecXLBpOlSE/EE0waCc0U0LOHSswybTPPE5l/6IfEXSIR6lJ+GXj9xPXxyxWOJQblmr9E+PGXlpPxgnw+a625nQPU6d+yfA7IHqAGFUW3ZkOl6yom4EjkZXJL9UAMwz38zRa8Ch8ev0LA5j2sccRsTnD6rfnkedgCjjv+NZYw/wSPKPq4cL4Mm3ZWpwmQqRbAL1TBMlyJ36E3GzGwd3KtcUce5Y9ehCsZguSD/2eW/Zn6txpaiS99tvBPnfvr2VDkly/RGeMeel7mji9Ps3QxgfJW4Df6vho18UEj+8TWpwLyxmNxQ3yYkprjmpTYaK+gkpLDirmsUTqwJGeHHp4qsjl+10GhW0ix3Wyv2DSFr0hkBUPZkviEJQrvhAtiK0/5xZZbLItvLr/CTgNst+tG8Az3y5MOBCpV6ly49AJj7QbzL/bYYCjY9h+OwYtH1Mk4cNeQOb1qXfcjraiR8oWseW8MhuQP6ju7WmWtcSiY/a7sixc2qnAPbXV17zNOt1C5yuOaEYAeHP8hfCZ1KoMVfIesHkkBYMzH543FwROVvtbEv0tPG6R+TeRNoft04K4w2rllBVSIs6ZN1TB6yoGQ== X-Forefront-Antispam-Report: CIP:216.228.112.34; CTRY:US; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:schybrid03.nvidia.com; CAT:NONE; SFS:(4636009)(46966006)(36840700001)(70586007)(186003)(55016002)(70206006)(2616005)(54906003)(8676002)(26005)(8936002)(82310400003)(316002)(36756003)(336012)(5660300002)(426003)(356005)(7636003)(16526019)(7696005)(1076003)(6916009)(2906002)(47076005)(107886003)(86362001)(4326008)(508600001)(6286002)(36860700001); DIR:OUT; SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 12 Oct 2021 12:46:47.2928 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: d87401c3-5459-432f-8701-08d98d7e5a8f X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.112.34]; Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: DM6NAM11FT025.eop-nam11.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: DM6PR12MB4281 Subject: [dpdk-dev] [PATCH v2 08/13] net/mlx5: support TSO offload on Windows X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org Sender: "dev" Support of the TSO offloading by checking the relevant FW capability for NIC support. Supported offloads: DEV_TX_OFFLOAD_TCP_TSO DEV_TX_OFFLOAD_VXLAN_TNL_TSO DEV_TX_OFFLOAD_GRE_TNL_TSO DEV_TX_OFFLOAD_GENEVE_TNL_TSO Signed-off-by: Tal Shnaiderman Acked-by: Matan Azrad Tested-by: Idan Hackmon --- drivers/net/mlx5/windows/mlx5_os.c | 2 ++ 1 file changed, 2 insertions(+) diff --git a/drivers/net/mlx5/windows/mlx5_os.c b/drivers/net/mlx5/windows/mlx5_os.c index fab7d7efcb..194cb7d9ad 100644 --- a/drivers/net/mlx5/windows/mlx5_os.c +++ b/drivers/net/mlx5/windows/mlx5_os.c @@ -165,6 +165,7 @@ mlx5_os_get_dev_attr(void *ctx, struct mlx5_dev_attr *device_attr) device_attr->max_pd = 1 << hca_attr.log_max_pd; device_attr->max_srq = 1 << hca_attr.log_max_srq; device_attr->max_srq_wr = 1 << hca_attr.log_max_srq_sz; + device_attr->max_tso = 1 << hca_attr.max_lso_cap; if (hca_attr.rss_ind_tbl_cap) { device_attr->max_rwq_indirection_table_size = 1 << hca_attr.rss_ind_tbl_cap; @@ -494,6 +495,7 @@ mlx5_dev_spawn(struct rte_device *dpdk_dev, DRV_LOG(DEBUG, "Rx end alignment padding isn't supported"); config->hw_padding = 0; } + config->tso = (sh->device_attr.max_tso > 0); if (config->tso) config->tso_max_payload_sz = sh->device_attr.max_tso; DRV_LOG(DEBUG, "%sMPS is %s.",