From patchwork Wed Oct 6 12:09:41 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Tal Shnaiderman X-Patchwork-Id: 100632 X-Patchwork-Delegate: rasland@nvidia.com Return-Path: X-Original-To: patchwork@inbox.dpdk.org Delivered-To: patchwork@inbox.dpdk.org Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id 3DC61A0C41; Wed, 6 Oct 2021 14:12:37 +0200 (CEST) Received: from [217.70.189.124] (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 9DF5741492; Wed, 6 Oct 2021 14:11:02 +0200 (CEST) Received: from NAM02-DM3-obe.outbound.protection.outlook.com (mail-dm3nam07on2049.outbound.protection.outlook.com [40.107.95.49]) by mails.dpdk.org (Postfix) with ESMTP id A236941143 for ; Wed, 6 Oct 2021 14:11:00 +0200 (CEST) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=GJ440KRRd3Ym9gvPPX7pkMI57jiXyvsqByQjuwwM4HYpF5fRY6ZiZggtk6H+Edsc9zY3CVNrk278uOB4q69cf782bYO/X5bIaHz9H4akewW1223xJG66dnN+Sr/QA5bWW4dnNB5WisqkfqiRU/22ca1TK0HapwA0+DXKSu6Vi+FHcUvOBvK8sSiJ27SnvjJEvtvqJ4Yu3BDtyl8cHZxe5Uf2ElssVZKrTS+Tqi0bLbffF2EiBGv47SyXObFFLFSe4o/W1vE3/Mqfx5KHOB58KMWi7QfezNFbrfgrSdFWq3FWawo0pJMmbsMI1LN0249eynCNugaJJQLF95Mbkh6Y5g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=Zk0aoDS5vZngkyKh2lc17ju5VASZ8gkwv0HvxUKee5o=; b=XEXx9bADc5WVKQ3uIatkMOIC5/USi4hw8oUO6QyDBu/OIHhR3PWZu8qpCV+q3+i4d8L+GJvcq8Tx3wfBQBVXHLGVBCyvo5u6t+Hla7E5YJhn3TYeaOITbcjPQ9s9UCw58jxrSuC7GsOIPLGh+rFjIPc2lXe49kN4F+EnZG9rBpQccLJogkm972ZtUy+uo4O+VRMimzBFu21AeBM+STzNE1t6ZAI041jaE7D6A3jrKJVwDqW5bDxmwjiEtLPdwpv1epllMunrzhv2L0VkPVxtsT9aupAuatnKAUpXHyjmUxMuK0dhA4woKEWZ0Ajzxe6FWUDety1yvw1CIvs24BlWig== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.112.34) smtp.rcpttodomain=monjalon.net smtp.mailfrom=nvidia.com; dmarc=pass (p=quarantine sp=none pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=Zk0aoDS5vZngkyKh2lc17ju5VASZ8gkwv0HvxUKee5o=; b=YoFhuM+h1p0wtvnSpCyKnzER9lPzWWTBff185m4fMvYfWTVmFsiQ6cEwlE5+UgoVB0dysuKjuTCYulfjllT/YNwAqq5pf+C6TriPDJF3mwYOlL/UgMz7XgTh8tg1NmGdD198Z2E5Hn+eqX/xIUB8UZPNJCE33en9eFhw4+03Y4/mULtoD2wx5ST4NIBWE7+6xsgtzf4o+QAjcZPwzaVG5NmeFSz2Ir8q5CqjZmD4kv7Al/wrY5Lh9oCZJjBeMeSdGiMiTlMERfahGD6zWJ2upa/vARMMWM4Cy22ETQq6m+G+NgnzoGggMxXPqUTTOIrDYFcaeyirqSNazqJJc09VXQ== Received: from DM6PR17CA0032.namprd17.prod.outlook.com (2603:10b6:5:1b3::45) by DM6PR12MB4107.namprd12.prod.outlook.com (2603:10b6:5:218::7) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4566.13; Wed, 6 Oct 2021 12:10:59 +0000 Received: from DM6NAM11FT047.eop-nam11.prod.protection.outlook.com (2603:10b6:5:1b3:cafe::d7) by DM6PR17CA0032.outlook.office365.com (2603:10b6:5:1b3::45) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4566.17 via Frontend Transport; Wed, 6 Oct 2021 12:10:59 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.112.34) smtp.mailfrom=nvidia.com; monjalon.net; dkim=none (message not signed) header.d=none;monjalon.net; dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.112.34 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.112.34; helo=mail.nvidia.com; Received: from mail.nvidia.com (216.228.112.34) by DM6NAM11FT047.mail.protection.outlook.com (10.13.172.139) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384) id 15.20.4587.18 via Frontend Transport; Wed, 6 Oct 2021 12:10:59 +0000 Received: from nvidia.com (172.20.187.6) by HQMAIL107.nvidia.com (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1497.18; Wed, 6 Oct 2021 12:10:56 +0000 From: Tal Shnaiderman To: CC: , , , , , , , Date: Wed, 6 Oct 2021 15:09:41 +0300 Message-ID: <20211006120945.6612-9-talshn@nvidia.com> X-Mailer: git-send-email 2.16.1.windows.4 In-Reply-To: <20211006120945.6612-1-talshn@nvidia.com> References: <20211006120945.6612-1-talshn@nvidia.com> MIME-Version: 1.0 X-Originating-IP: [172.20.187.6] X-ClientProxiedBy: HQMAIL111.nvidia.com (172.20.187.18) To HQMAIL107.nvidia.com (172.20.187.13) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: 53e86bf5-dd2c-40ab-d80e-08d988c25ba4 X-MS-TrafficTypeDiagnostic: DM6PR12MB4107: X-LD-Processed: 43083d15-7273-40c1-b7db-39efd9ccc17a,ExtAddr X-Microsoft-Antispam-PRVS: X-MS-Oob-TLC-OOBClassifiers: OLM:3968; X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: 9d0wI2+3J602nrtPo9NfAKsRqaaaW1sXLciRn4DOuAXRsTpC/D5Q31FJlD0xli+h3XMh3TDF+8G1zwRftdBosgsNoLbTBYnFHeDSG1RZX6RveIwqjLLY6vqzf9u0WN502hOE5PWu5UFy+xtDi1CjvlH6+S+tTk/lZHSGTfVNZMdCUiAE3wI9Womc26wc/VAum+uTzDdtq7RTr2np6KMXmmVFeI2PJtl5lEwRBTELJ4f6waDGyAhXWpFk81LlAaD827n1jkS6DaFI4JHiLAY7F5i/3hCBDYuyXYB+PWmO+QzIfD/G5cbehC9SMSWJkVaazR/6zPodpz1cB8T0hTzzR6MJji68Z0VA+jOO8VO5lP405HHjjM4foxBQr039Sb+QlQBtTlDJJRGFrxdI9kSAQ4CSHy950hr9xUWYiqd5VBpn25NT0TLNKoo6PXWeCF53aKN1sheDAgFw8VLSaqSNYOtK1bpdSYeRcc2fPM16or+HxnDoYqFztgK8ryPOvnds2baQRGBzc6sivqfABHwhFCbf3MZOGzL0xW0U4VVzHPkvBRrtLpBzRpBFxyc8AFNpJfEFS1941L1ssU/P9IigW4GBPJDteymANa6H2FxlHulrYHduf5FxDLu7DFaxVSxTeGQq3xvEiedGZspDNHU+0o3ldMoCnleUIs07lneDAm633ULvVIFSHJbPaVoL6srR5X94fj/0aw2O9rMdP7k+1g== X-Forefront-Antispam-Report: CIP:216.228.112.34; CTRY:US; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:schybrid03.nvidia.com; CAT:NONE; SFS:(4636009)(36840700001)(46966006)(70586007)(6916009)(2906002)(6286002)(5660300002)(4326008)(55016002)(7636003)(16526019)(8936002)(70206006)(47076005)(356005)(8676002)(336012)(426003)(1076003)(6666004)(508600001)(36860700001)(86362001)(36756003)(107886003)(186003)(26005)(2616005)(7696005)(316002)(54906003)(82310400003); DIR:OUT; SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 06 Oct 2021 12:10:59.1099 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 53e86bf5-dd2c-40ab-d80e-08d988c25ba4 X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.112.34]; Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: DM6NAM11FT047.eop-nam11.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: DM6PR12MB4107 Subject: [dpdk-dev] [PATCH 08/12] net/mlx5: support TSO offload on Windows X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org Sender: "dev" Support of the TSO offloading by checking the relevant FW capability for NIC support. Supported offloads: DEV_TX_OFFLOAD_TCP_TSO DEV_TX_OFFLOAD_VXLAN_TNL_TSO DEV_TX_OFFLOAD_GRE_TNL_TSO DEV_TX_OFFLOAD_GENEVE_TNL_TSO Signed-off-by: Tal Shnaiderman Acked-by: Matan Azrad --- drivers/net/mlx5/windows/mlx5_os.c | 2 ++ 1 file changed, 2 insertions(+) diff --git a/drivers/net/mlx5/windows/mlx5_os.c b/drivers/net/mlx5/windows/mlx5_os.c index fab7d7efcb..194cb7d9ad 100644 --- a/drivers/net/mlx5/windows/mlx5_os.c +++ b/drivers/net/mlx5/windows/mlx5_os.c @@ -165,6 +165,7 @@ mlx5_os_get_dev_attr(void *ctx, struct mlx5_dev_attr *device_attr) device_attr->max_pd = 1 << hca_attr.log_max_pd; device_attr->max_srq = 1 << hca_attr.log_max_srq; device_attr->max_srq_wr = 1 << hca_attr.log_max_srq_sz; + device_attr->max_tso = 1 << hca_attr.max_lso_cap; if (hca_attr.rss_ind_tbl_cap) { device_attr->max_rwq_indirection_table_size = 1 << hca_attr.rss_ind_tbl_cap; @@ -494,6 +495,7 @@ mlx5_dev_spawn(struct rte_device *dpdk_dev, DRV_LOG(DEBUG, "Rx end alignment padding isn't supported"); config->hw_padding = 0; } + config->tso = (sh->device_attr.max_tso > 0); if (config->tso) config->tso_max_payload_sz = sh->device_attr.max_tso; DRV_LOG(DEBUG, "%sMPS is %s.",