From patchwork Sun Sep 26 11:18:56 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Xueming Li X-Patchwork-Id: 99686 X-Patchwork-Delegate: rasland@nvidia.com Return-Path: X-Original-To: patchwork@inbox.dpdk.org Delivered-To: patchwork@inbox.dpdk.org Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id A1447A0547; Sun, 26 Sep 2021 13:19:46 +0200 (CEST) Received: from [217.70.189.124] (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id EEC14410EF; Sun, 26 Sep 2021 13:19:36 +0200 (CEST) Received: from NAM02-BN1-obe.outbound.protection.outlook.com (mail-bn1nam07on2074.outbound.protection.outlook.com [40.107.212.74]) by mails.dpdk.org (Postfix) with ESMTP id 53D71410E2 for ; Sun, 26 Sep 2021 13:19:35 +0200 (CEST) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=BB7Ac0E+jAJBYjh2YZ4DqZxOvXimTFfdvooyt9BWdvlOdCkW+XxVEU1fHNIo4I6QkmqM2Ubc+5kFBlrq4cERgKIMXUMZU5bexWw37mx9zPjFMbDxqm8TD1fan3OsjWo4T7mYhI5+QiaqR87dJmmXWWR6stN7jizHZdN9jE6DyZJPgNMmvPIiOrDDgCQDxLyfLY+uF3OUMbnS61R7Utsm40VuwYMgy1hp9D3BSO+CdC1FPci1g72jquoH8ifM5Gt4UeA9TRf2+Q+8yhoJdtu0ZWGxYg3/F05JBevfgl9AClmP5YQUUaFVj1sBM5aMY3GIZOrrTpkdkUuxl1JkMA2aRg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version; bh=JQVFcku/CcWxMBkBcQgPyDFtkfYAXtTeIK/mfKMch6c=; b=bvD4ZVtJqfWBnMfMzTUxOfWt+pDnZQCF353wI5lCEXzLjUpsbDg5iFo0k7jD/yM9ve99fgeCQ7FoXbxAkogyLuqKIs9D7Npoq/EDqL2z0RLdmgc/eivxnUnsJZIiUsaNICEjkV9j5wpm2bNhnk1OdauFAYuKfNMF1545uFmGPrOFtrfutoK/zUk/1xh0/84TYYqrMMrzFdk9A8wW5iS2DWMt3VPnLwcy8UuwxvcT6m7UFY2WyQf3ekh5xbbibfHmPgYCexHgwEoi4d8o2D44fa5dm0hjWXTc9D20SrC99p//zoBaITOxpBa0iOUelfyW4akKXYYdfGSMjlXo/SGJEA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.112.35) smtp.rcpttodomain=dpdk.org smtp.mailfrom=nvidia.com; dmarc=pass (p=quarantine sp=none pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=JQVFcku/CcWxMBkBcQgPyDFtkfYAXtTeIK/mfKMch6c=; b=txhkpAULjJvqUqCBwtTR5vl4FezgwAHc8UkErJrw565ubVm07lRcxtEXi9CwTrpFcHJdG4mc0VRRZ5T5DEPKvH6n7J/WrqqJNMobHX7O95e4z5OpL0YFvsNclYfdRSLaJJU5jJ4c+l20SrjemRO2ybY03zQQysEeJdjmBbT5hWDjhIjRx0POs5FLJNMFbzxOJA5cF+LQu8AAK0M1Od5k5JxifdZIF1wgmr7rXsAboFdunl9rdUT+uHnILjQl7mYb7BtLygiE0iYLwHFNvdWyxBmRqoLpPogZZwjU3IFNho/l9VX7MkLNd55MVteB4yqiD/bGBXsyF7LaBCHgHQy2qg== Received: from BN0PR03CA0009.namprd03.prod.outlook.com (2603:10b6:408:e6::14) by MN2PR12MB3741.namprd12.prod.outlook.com (2603:10b6:208:162::30) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4544.15; Sun, 26 Sep 2021 11:19:31 +0000 Received: from BN8NAM11FT011.eop-nam11.prod.protection.outlook.com (2603:10b6:408:e6:cafe::13) by BN0PR03CA0009.outlook.office365.com (2603:10b6:408:e6::14) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4544.15 via Frontend Transport; Sun, 26 Sep 2021 11:19:31 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.112.35) smtp.mailfrom=nvidia.com; dpdk.org; dkim=none (message not signed) header.d=none;dpdk.org; dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.112.35 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.112.35; helo=mail.nvidia.com; Received: from mail.nvidia.com (216.228.112.35) by BN8NAM11FT011.mail.protection.outlook.com (10.13.176.140) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384) id 15.20.4544.13 via Frontend Transport; Sun, 26 Sep 2021 11:19:31 +0000 Received: from DRHQMAIL107.nvidia.com (10.27.9.16) by HQMAIL111.nvidia.com (172.20.187.18) with Microsoft SMTP Server (TLS) id 15.0.1497.18; Sun, 26 Sep 2021 11:19:31 +0000 Received: from nvidia.com (172.20.187.5) by DRHQMAIL107.nvidia.com (10.27.9.16) with Microsoft SMTP Server (TLS) id 15.0.1497.18; Sun, 26 Sep 2021 11:19:29 +0000 From: Xueming Li To: CC: , Lior Margalit , Matan Azrad , Viacheslav Ovsiienko Date: Sun, 26 Sep 2021 19:18:56 +0800 Message-ID: <20210926111904.237736-4-xuemingl@nvidia.com> X-Mailer: git-send-email 2.33.0 In-Reply-To: <20210926111904.237736-1-xuemingl@nvidia.com> References: <20210926111904.237736-1-xuemingl@nvidia.com> MIME-Version: 1.0 X-Originating-IP: [172.20.187.5] X-ClientProxiedBy: HQMAIL107.nvidia.com (172.20.187.13) To DRHQMAIL107.nvidia.com (10.27.9.16) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: e92b456b-0c5d-4bb6-2dc6-08d980df8342 X-MS-TrafficTypeDiagnostic: MN2PR12MB3741: X-Microsoft-Antispam-PRVS: X-MS-Oob-TLC-OOBClassifiers: OLM:324; X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: bb4GCW8PoID2dmBHIoZB/suHzBHhBcBcIdkwzRZIwFDepez+r2imxrKoXK3M220Papz8y7aF3KXRgXPbBb+wfR35lOfdtFlN3KTPFrarpIS53S7SgvVEUlaXcKrfZg0j4iEfLxEeH+AqMPjOL2S3kpVL89ZG30zrEmDg0BdUa6wtCuemxDC5VELVThayRRrybblcRz0ymWSCtCdVrRMC0m06IEM4w3K1qHEyeUYsfaY5Pv4OwHGvEE+9rVLyv8lbadVzwerziFulDxgIz3Fk/2VvM7Epui0t+hk+QADGJ+LqqfvUpbeEKCrMnR6DhOyOmWQ9Xh7rGsV33RurcIKNABFBBa/85tiE94aZEjxVc/GedKcY7WJXuhM0Hno6Uzp0pq1ZvrgsMM+fCiVndDp75Gs4GCmYGU3+d00OLfJoKhCTbPgYlQsjmXsv7L6H4Reqeiva+qHcelzn3o81t0sqAfm7xd347Vyla3gnmZobjH3LH5E/Ktlx8XUdfYV9w3/tGLIHzLyIQC0pDqpaBhvwejvvG92YkWNfkq3TpvQOsoIVUGBQsWOluZQIs1tIso79YeqhBkfp+yIEnu8zZLnW1bgcGDhqfF2NLX/3Iq/RtO2CU38dhXC0jAAWb/74/GNp7IpTNiGyTO/i5uHFekc1zMuG9HBali6KON2o8jJYhlFFUiTbVCNncGzCERSGkV5kwhaQ5jMIXDBVv/qi4xX5ww== X-Forefront-Antispam-Report: CIP:216.228.112.35; CTRY:US; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:schybrid04.nvidia.com; CAT:NONE; SFS:(4636009)(36840700001)(46966006)(16526019)(6666004)(86362001)(47076005)(8676002)(8936002)(186003)(426003)(336012)(2616005)(54906003)(316002)(107886003)(36860700001)(83380400001)(6286002)(36906005)(1076003)(4326008)(36756003)(2906002)(5660300002)(70586007)(55016002)(70206006)(82310400003)(508600001)(7636003)(26005)(356005)(7696005)(6916009); DIR:OUT; SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 26 Sep 2021 11:19:31.6191 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: e92b456b-0c5d-4bb6-2dc6-08d980df8342 X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.112.35]; Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: BN8NAM11FT011.eop-nam11.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: MN2PR12MB3741 Subject: [dpdk-dev] [PATCH 03/11] net/mlx5: clean Rx queue code X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org Sender: "dev" Removes unused rxq code. Signed-off-by: Xueming Li --- drivers/net/mlx5/mlx5_rxq.c | 8 ++------ 1 file changed, 2 insertions(+), 6 deletions(-) diff --git a/drivers/net/mlx5/mlx5_rxq.c b/drivers/net/mlx5/mlx5_rxq.c index 396de327d11..7e97cdd4bc0 100644 --- a/drivers/net/mlx5/mlx5_rxq.c +++ b/drivers/net/mlx5/mlx5_rxq.c @@ -674,9 +674,7 @@ mlx5_rx_queue_setup(struct rte_eth_dev *dev, uint16_t idx, uint16_t desc, struct rte_mempool *mp) { struct mlx5_priv *priv = dev->data->dev_private; - struct mlx5_rxq_data *rxq = (*priv->rxqs)[idx]; - struct mlx5_rxq_ctrl *rxq_ctrl = - container_of(rxq, struct mlx5_rxq_ctrl, rxq); + struct mlx5_rxq_ctrl *rxq_ctrl; struct rte_eth_rxseg_split *rx_seg = (struct rte_eth_rxseg_split *)conf->rx_seg; struct rte_eth_rxseg_split rx_single = {.mp = mp}; @@ -743,9 +741,7 @@ mlx5_rx_hairpin_queue_setup(struct rte_eth_dev *dev, uint16_t idx, const struct rte_eth_hairpin_conf *hairpin_conf) { struct mlx5_priv *priv = dev->data->dev_private; - struct mlx5_rxq_data *rxq = (*priv->rxqs)[idx]; - struct mlx5_rxq_ctrl *rxq_ctrl = - container_of(rxq, struct mlx5_rxq_ctrl, rxq); + struct mlx5_rxq_ctrl *rxq_ctrl; int res; res = mlx5_rx_queue_pre_setup(dev, idx, &desc);