From patchwork Thu Jul 15 15:08:07 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Shiri Kuzin X-Patchwork-Id: 95893 X-Patchwork-Delegate: gakhil@marvell.com Return-Path: X-Original-To: patchwork@inbox.dpdk.org Delivered-To: patchwork@inbox.dpdk.org Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id C9E8EA0A0C; Thu, 15 Jul 2021 17:09:55 +0200 (CEST) Received: from [217.70.189.124] (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id DC896412BD; Thu, 15 Jul 2021 17:09:19 +0200 (CEST) Received: from NAM10-BN7-obe.outbound.protection.outlook.com (mail-bn7nam10on2050.outbound.protection.outlook.com [40.107.92.50]) by mails.dpdk.org (Postfix) with ESMTP id 5714C41296 for ; Thu, 15 Jul 2021 17:09:13 +0200 (CEST) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=dMkqUJU0sa+11Z6PZ/DiMAXhdnfucqlf723WqgE8yRlWQRneOKWWtwTeB5IGFRWVxZ3aqri04X3TDsPpxnfBua+mEbtCq7KJwLx7qoGfavIi0td2UhZqfcHVTqau+EetFKRYRL5CZoEYwSgTcYzYNu1lptpWUxobYS9wOkjT+7w1F5cvs43dsWnJ7YC5TZDRiPqMrg8avkBffgjzO62LbLBAR1Pm4JnJL2TgiinCd0j06R0S1eePVJdPSmfFLHleI5YAAG8QJvCbpoqfPdND2uZfF5NiBulvG5/0V8LMIX6fcyC3BngkY1IKUnLFx1f4r/t3W9H2sN9GLW+/Y7bVXA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=PKPcULQp+1Zj2Z+yiwmhGOTaN719wzCCEY76irrsYFc=; b=gTXl2mGDEqdIrORpFCq2YrmfW6/lQHiYrG/6/BrEk4kSVKhCoVXy/jk11OAg2zkSTQ9V60rmevVwFsN4OvQdvUjo/lta43GjSRkqAPJNXZfgnr5807iyIqTmo13DVw2awrDoUD8OcYXKgBP1u4R8R+17xC7wICqlhHvYtLJT620JasAK4YxwtRcUww0l3i5yNtX4YjxTfC0CJuNcxcs8OjogXhDloncDk3BPUM9+Nggckcu9K/MLPzrHRhDDLHdaZIPUkF7Ty8YHIorTGh7QoJW6oRTFer+H7mqJssZZn2Z8UE3eSm2LHGduM0Qzq5fWyMioE8XrwpYqdKofimQpyg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.112.34) smtp.rcpttodomain=redhat.com smtp.mailfrom=nvidia.com; dmarc=pass (p=quarantine sp=none pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=PKPcULQp+1Zj2Z+yiwmhGOTaN719wzCCEY76irrsYFc=; b=NzS8qXybZNzn9LjmcIsvSjn0IsKVgOcdd4LyL3WBk4isSXLa0DVsfiIb/+aKrJCUHSfvwR9h0YydXODzvRMM3FSDTbmxTVfgevYqaGbgwYASO5x5PouqCdw9DDk3ZyM/C972xnWZCcoYw3sNRxSJjAcbTuFb58VbO51Th8JhpONxD0PLm25/R7NRzwdwDBij6B2ZAYGYgAiUFq/ab7rWi6JrSOiKXrPRUu3vOTQFXrx04PxbLIydMNZqcl5S0CGXZwisRp2m4IsVGYJxPR+iDnlpra4FiKcnOQwLHS/IWBpE9pv4p0l/JscphelUA4rs58pgtOikiEiUKoL3qHyVJA== Received: from MWHPR03CA0008.namprd03.prod.outlook.com (2603:10b6:300:117::18) by MN2PR12MB4391.namprd12.prod.outlook.com (2603:10b6:208:269::21) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4308.23; Thu, 15 Jul 2021 15:09:12 +0000 Received: from CO1NAM11FT057.eop-nam11.prod.protection.outlook.com (2603:10b6:300:117:cafe::b3) by MWHPR03CA0008.outlook.office365.com (2603:10b6:300:117::18) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4331.21 via Frontend Transport; Thu, 15 Jul 2021 15:09:12 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.112.34) smtp.mailfrom=nvidia.com; redhat.com; dkim=none (message not signed) header.d=none;redhat.com; dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.112.34 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.112.34; helo=mail.nvidia.com; Received: from mail.nvidia.com (216.228.112.34) by CO1NAM11FT057.mail.protection.outlook.com (10.13.174.205) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384) id 15.20.4331.21 via Frontend Transport; Thu, 15 Jul 2021 15:09:11 +0000 Received: from nvidia.com (172.20.187.6) by HQMAIL107.nvidia.com (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Thu, 15 Jul 2021 15:09:10 +0000 From: Shiri Kuzin To: CC: , , , Date: Thu, 15 Jul 2021 18:08:07 +0300 Message-ID: <20210715150817.51485-7-shirik@nvidia.com> X-Mailer: git-send-email 2.27.0 In-Reply-To: <20210715150817.51485-1-shirik@nvidia.com> References: <20210708152530.25835-1-shirik@nvidia.com> <20210715150817.51485-1-shirik@nvidia.com> MIME-Version: 1.0 X-Originating-IP: [172.20.187.6] X-ClientProxiedBy: HQMAIL111.nvidia.com (172.20.187.18) To HQMAIL107.nvidia.com (172.20.187.13) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: 9e86f4a0-2ffc-4ddf-76f4-08d947a280c4 X-MS-TrafficTypeDiagnostic: MN2PR12MB4391: X-Microsoft-Antispam-PRVS: X-MS-Oob-TLC-OOBClassifiers: OLM:1303; X-MS-Exchange-SenderADCheck: 1 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: WgtT01iSFK5lae/2EILo2ooQcuc/ySw7cT83Lo3eINBRp0PZAtYTjLaOnj86asKnGqIZ3nTuKHbdeHlkbMOaIw3Tgue5TWXKqN9MUQ0IxHPf8GBciCzbC5ieAHfjv2GYldrW6ZfqFdC6zkpfSvv64EBEQZIDzdFqn+BQG6sGjXCbfyPDqKSUadmj14g4gU3MHX8tSUKoWaOLq70WYM2f7M7snPSVGeGAIu2AymKL6H9lxWkRfGgDmdMFMwrw168EIus3FnZgpqr3VvF4HWV+BWLROWOYmB1Kd4ZeHYbShBekZ1JxyBbqeVKam280aH87XaQt+E9XyR/M7APv6h3CD4Qo9QVK+562FoSgEatdor/Aske1/1InUOL9HEPOtwRSFQcshCXrH+fBVKsn+C6VnN6mLqfp28RHd9aTRUBbX/KRNDdMtRrQca47vbf26kxetUosxSkM8KfUN3F4NRpuZylXTgM1huopIst6toBIUkd4fB/EM7SB/uI6ssn3ieveNJQRQ8sIUYvL6QjnEaaWBeckQcqpSB2r7zL0Xph3is960726N16++veQP2j690UzrSEfFrGHcVpz8RmsYyXdZCUuFnW6qEdBlSMqXzZAQYVXResbGjWh8zDYg0RQh/ERwKnOdkD9TWbAqm0q5Hyxye//39WbZ+rBLcZ4tiIoy/X9hMHjNmKBPKh4LP2TIu3O9npu5BOEQENv9IJyOFbJx/5J6ujg9uOdqQvwv19eIA0= X-Forefront-Antispam-Report: CIP:216.228.112.34; CTRY:US; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:schybrid03.nvidia.com; CAT:NONE; SFS:(4636009)(396003)(376002)(136003)(39850400004)(346002)(36840700001)(46966006)(47076005)(5660300002)(2906002)(26005)(186003)(16526019)(70206006)(6666004)(4326008)(336012)(55016002)(70586007)(83380400001)(8936002)(7696005)(426003)(478600001)(82740400003)(6916009)(356005)(1076003)(82310400003)(86362001)(6286002)(34020700004)(54906003)(7636003)(8676002)(2616005)(36860700001)(36906005)(36756003)(316002); DIR:OUT; SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 15 Jul 2021 15:09:11.9179 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 9e86f4a0-2ffc-4ddf-76f4-08d947a280c4 X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.112.34]; Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: CO1NAM11FT057.eop-nam11.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: MN2PR12MB4391 Subject: [dpdk-dev] [PATCH v7 06/16] crypto/mlx5: add dev stop and start operations X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org Sender: "dev" Add the dev_start function that is used to start a configured device. Add the dev_stop function that is used to stop a configured device. Both functions set the dev parameter as used and return 0. Signed-off-by: Shiri Kuzin Acked-by: Matan Azrad --- drivers/crypto/mlx5/mlx5_crypto.c | 17 +++++++++++++++-- 1 file changed, 15 insertions(+), 2 deletions(-) diff --git a/drivers/crypto/mlx5/mlx5_crypto.c b/drivers/crypto/mlx5/mlx5_crypto.c index ebaa65c7a9..37e66cf57b 100644 --- a/drivers/crypto/mlx5/mlx5_crypto.c +++ b/drivers/crypto/mlx5/mlx5_crypto.c @@ -131,6 +131,19 @@ mlx5_crypto_dev_configure(struct rte_cryptodev *dev, return 0; } +static void +mlx5_crypto_dev_stop(struct rte_cryptodev *dev) +{ + RTE_SET_USED(dev); +} + +static int +mlx5_crypto_dev_start(struct rte_cryptodev *dev) +{ + RTE_SET_USED(dev); + return 0; +} + static int mlx5_crypto_dev_close(struct rte_cryptodev *dev) { @@ -360,8 +373,8 @@ mlx5_crypto_queue_pair_setup(struct rte_cryptodev *dev, uint16_t qp_id, static struct rte_cryptodev_ops mlx5_crypto_ops = { .dev_configure = mlx5_crypto_dev_configure, - .dev_start = NULL, - .dev_stop = NULL, + .dev_start = mlx5_crypto_dev_start, + .dev_stop = mlx5_crypto_dev_stop, .dev_close = mlx5_crypto_dev_close, .dev_infos_get = mlx5_crypto_dev_infos_get, .stats_get = NULL,