From patchwork Tue May 4 21:08:48 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Matan Azrad X-Patchwork-Id: 92766 X-Patchwork-Delegate: gakhil@marvell.com Return-Path: X-Original-To: patchwork@inbox.dpdk.org Delivered-To: patchwork@inbox.dpdk.org Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id 8D9BCA0A02; Tue, 4 May 2021 23:10:13 +0200 (CEST) Received: from [217.70.189.124] (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 82AB24111C; Tue, 4 May 2021 23:09:38 +0200 (CEST) Received: from NAM11-DM6-obe.outbound.protection.outlook.com (mail-dm6nam11on2051.outbound.protection.outlook.com [40.107.223.51]) by mails.dpdk.org (Postfix) with ESMTP id ACE2F41112 for ; Tue, 4 May 2021 23:09:36 +0200 (CEST) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=POSlS03QZheNsuJir+de8DHDDygLc64LbiP1yPGcBLjuRI0uJI1IFdAOhNevNvrawNrBzri8VpAIkf8VRlekiDFlBuAHDxO6EtRHzODUlFlNi7yyHqakqsoYICOYj05tHo//g8o3nERbbBWEqnJy+pHu3lxnhysQkzZchiuJupom7nZ1fsZezQTqDn3WO2gJFcbLVTqwGR1RXzhtRpnl7Y+nY5WKBma5yCjE1C9oFrsCEl100zY54cG6jMRC/EtdZnzysO6/jKVUrogBiynfdACj0jQL7oLeTyGOgsAn2GuQEN7/4A/2eA52jyE4EUlU1+wf9QDZqW5mqqnAE01fuQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=xFDHdFGxqntBF+hefoWzhwfWgEOKyr/5U9O/KRPzD0Q=; b=Vdg7+1wf+UVdYBNZYvkPqB3H9cPHW9FP9BuLx6O9Au2SIBBeBzjF2jai9OtDeLd2hdKteTEzW6DAAk1k/Xz8TJtcBgOxVx3orbnAonBz3+CH4jlT4+jIJ0e23APWEHBuj3Q+iexSYFMkn264rVAdobQEyLWtRfqrCsfNApH6nsFFsmRYrrJGbW+75mitWoJoKNrgQx8B1Jl0HTlcwxust3kEm5CSVQe3R76NDyPqx4vzJF4a7SNbVssOBXjue5h4/8+YRJJuJjHDxY/aix9bI4Oy0rhSAlKqFva/LD2Q/QRUUivbQ0eoWreIvvkctAeGW1uI0HMmYJIpBUvGMCIt+Q== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.112.34) smtp.rcpttodomain=monjalon.net smtp.mailfrom=nvidia.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=xFDHdFGxqntBF+hefoWzhwfWgEOKyr/5U9O/KRPzD0Q=; b=WOmtp8KrEra+znzBYDV8cTqOc2YYtR30MsPJKVpYUaSacqd1mGNtAQSIISrMZDbRYiC+VtMGCTdlusY80vAwjwZ1mrd26h44YVADsLulU+Cd7CfvPd4GXWfwgLXixRJd8vbGSfaokCvDmhDL4HbGo9jY7q/51cK10uUCcMgdUH8k/7M0O+9TF3e2BLEipOC/pZ5eKHHiMgmpYYLsmyy4qICQpB84VQPQamEZJfVs50XTdiQirNnMNF2QLYx0zI/nYl6nPI3qx8MEGVGx4JMZUJ9KV6P70aKUDtB2JFgoFC2dwZfgZOut8BZaEurYWEM3s7FtTystXNX1WjdVV3IoGw== Received: from CO1PR15CA0090.namprd15.prod.outlook.com (2603:10b6:101:20::34) by BN8PR12MB2947.namprd12.prod.outlook.com (2603:10b6:408:6c::28) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4087.38; Tue, 4 May 2021 21:09:33 +0000 Received: from CO1NAM11FT053.eop-nam11.prod.protection.outlook.com (2603:10b6:101:20:cafe::6a) by CO1PR15CA0090.outlook.office365.com (2603:10b6:101:20::34) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4087.27 via Frontend Transport; Tue, 4 May 2021 21:09:33 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.112.34) smtp.mailfrom=nvidia.com; monjalon.net; dkim=none (message not signed) header.d=none;monjalon.net; dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.112.34 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.112.34; helo=mail.nvidia.com; Received: from mail.nvidia.com (216.228.112.34) by CO1NAM11FT053.mail.protection.outlook.com (10.13.175.63) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384) id 15.20.4087.27 via Frontend Transport; Tue, 4 May 2021 21:09:33 +0000 Received: from nvidia.com (172.20.145.6) by HQMAIL107.nvidia.com (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Tue, 4 May 2021 21:09:31 +0000 From: Matan Azrad To: CC: , , , "Thomas Monjalon" , Shiri Kuzin Date: Wed, 5 May 2021 00:08:48 +0300 Message-ID: <20210504210857.3398397-7-matan@nvidia.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20210504210857.3398397-1-matan@nvidia.com> References: <20210429154712.2820159-1-matan@nvidia.com> <20210504210857.3398397-1-matan@nvidia.com> MIME-Version: 1.0 X-Originating-IP: [172.20.145.6] X-ClientProxiedBy: HQMAIL111.nvidia.com (172.20.187.18) To HQMAIL107.nvidia.com (172.20.187.13) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: 3fe869dd-4550-46cc-2e46-08d90f40ea8b X-MS-TrafficTypeDiagnostic: BN8PR12MB2947: X-LD-Processed: 43083d15-7273-40c1-b7db-39efd9ccc17a,ExtAddr X-Microsoft-Antispam-PRVS: X-MS-Oob-TLC-OOBClassifiers: OLM:1303; X-MS-Exchange-SenderADCheck: 1 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: IiNbOkjf2HRCFZ8Tj9wCr9TKUTqjiPdNxHqOObWNkcg3vmSNDMFYJqhJJdw9JxZz4MSB/zdCZp8OTK/VyioaT3TUQbwIdPCaINvLHTBbhaV1GiHME69TUUBERElRXOSm3GedL2NkqX6GgMqECR+hRyUqTrqMTTT0xOf6I94r28TCRYqxI+HT8qd7pzk2gM4KJuD1YADcaTx+RR3vwZ3ucj3jOIOyp1SwhTv7aCXF0OH1lXIq4dRmuugBex3hYEXk0bMoj5YIAOUjb0bkqaMvz2kizSMZZUbAsr/0LpX0PHtx3ZyP5nx6tC+q9GZMEOoc7zxBMcMrc2UbSoQo3ziefJXRc29ckVD9ylKuXDefgp8E2/Mg52sz7MntaSpMOW3yo3v+cgHsiqfp/K0P95K3KZb01yq6OO8RN34QNSiUeXF2dAV/HU3Nbx9Yi57SIMH0U9VA6c1UEuJuyKg5pE97xjVhGsqCHjx9Rr9TPjt/aBakQcH90494aUt2fpWwfTDQgxx4UVCSOv1vVke/sRD2HM1SbwcFq52JRtw1Ah3s0aC2gPvQtu5xClWP40ikYn7Na1e9NMsft3+af2gINc3BX5N/sGzpnrDptrK4DlreMtTCDLxgbR0JefqtV63yKVe1Af7Lj79Jr/VIcZ0AiBTPQA== X-Forefront-Antispam-Report: CIP:216.228.112.34; CTRY:US; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:schybrid03.nvidia.com; CAT:NONE; SFS:(4636009)(396003)(136003)(39860400002)(376002)(346002)(46966006)(36840700001)(2616005)(107886003)(7696005)(36906005)(36756003)(86362001)(336012)(2906002)(70206006)(47076005)(426003)(82310400003)(26005)(82740400003)(478600001)(6916009)(83380400001)(36860700001)(6286002)(6666004)(356005)(16526019)(8676002)(54906003)(186003)(55016002)(4326008)(8936002)(7636003)(316002)(70586007)(5660300002)(1076003); DIR:OUT; SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 04 May 2021 21:09:33.5889 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 3fe869dd-4550-46cc-2e46-08d90f40ea8b X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.112.34]; Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: CO1NAM11FT053.eop-nam11.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: BN8PR12MB2947 Subject: [dpdk-dev] [PATCH v3 06/15] crypto/mlx5: add dev stop and start operations X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org Sender: "dev" From: Shiri Kuzin Add the dev_start function that is used to start a configured device. Add the dev_stop function that is used to stop a configured device. Both functions set the dev parameter as used and return 0. Signed-off-by: Shiri Kuzin Acked-by: Matan Azrad --- drivers/crypto/mlx5/mlx5_crypto.c | 17 +++++++++++++++-- 1 file changed, 15 insertions(+), 2 deletions(-) diff --git a/drivers/crypto/mlx5/mlx5_crypto.c b/drivers/crypto/mlx5/mlx5_crypto.c index 8c3417ee96..538fe5ce56 100644 --- a/drivers/crypto/mlx5/mlx5_crypto.c +++ b/drivers/crypto/mlx5/mlx5_crypto.c @@ -98,6 +98,19 @@ mlx5_crypto_dev_configure(struct rte_cryptodev *dev, return 0; } +static void +mlx5_crypto_dev_stop(struct rte_cryptodev *dev) +{ + RTE_SET_USED(dev); +} + +static int +mlx5_crypto_dev_start(struct rte_cryptodev *dev) +{ + RTE_SET_USED(dev); + return 0; +} + static int mlx5_crypto_dev_close(struct rte_cryptodev *dev) { @@ -306,8 +319,8 @@ mlx5_crypto_queue_pair_setup(struct rte_cryptodev *dev, uint16_t qp_id, static struct rte_cryptodev_ops mlx5_crypto_ops = { .dev_configure = mlx5_crypto_dev_configure, - .dev_start = NULL, - .dev_stop = NULL, + .dev_start = mlx5_crypto_dev_start, + .dev_stop = mlx5_crypto_dev_stop, .dev_close = mlx5_crypto_dev_close, .dev_infos_get = mlx5_crypto_dev_infos_get, .stats_get = NULL,