From patchwork Thu Apr 29 15:47:03 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Matan Azrad X-Patchwork-Id: 92438 X-Patchwork-Delegate: gakhil@marvell.com Return-Path: X-Original-To: patchwork@inbox.dpdk.org Delivered-To: patchwork@inbox.dpdk.org Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id 73497A0547; Thu, 29 Apr 2021 17:48:18 +0200 (CEST) Received: from [217.70.189.124] (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 67EEB41362; Thu, 29 Apr 2021 17:48:11 +0200 (CEST) Received: from NAM10-MW2-obe.outbound.protection.outlook.com (mail-mw2nam10on2049.outbound.protection.outlook.com [40.107.94.49]) by mails.dpdk.org (Postfix) with ESMTP id 370AB4134B for ; Thu, 29 Apr 2021 17:48:10 +0200 (CEST) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=NzrDpLVTOLk/0XiGXZQOp7ZTMZuxo4WNBVc18d5RrZp+OF0o+/hTDQ3n3Vjh7vcpfosJJ3cUf6oOCkAs2qfnP2k3cj0gMq/8fVpWOWr4Zp/2NIEFaSXel9oL+pgooIGZUm34H4HkulDUUVZtqugzhI/Of9UvI/j/RGdiVmIVdFuyBHKPEt23vqlcaPv/n0nUAKqPnEuw0VuX3ugCfmb3T0xWqhN9VeJZqAklXHEcK4l88Bw8zQ7btr6PGW1vZkRL2q6xwnt2IJVJBv5zCpQx6/3k97GGFtWhIADEQslbHxkWvp6//EuUTXcpmCNTFSGvNHK0U8H8sHAhMl68y02PKw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=ct2KEWyJPA9Lly0EzWF3ICHCN/38Zv9yu9+WVIT3HFw=; b=hYJZtxn2Q8Pett7v/QklfX7sYIAtAB3nmInqCQGURLR+TVXXaTKXROg779za+LobG39aaIgkDJs27SoGq2opPA4O3vvzBdeLoeswcBj/rkmcZdsL+/fzikg7ZWPT06Lu2Osp1G7n5bYNixGMakfRuKjDOrjOagEb3CfQddZOuv9TWVJhcBz5HX+fn8pO3qdaYcfzJW9pog9fvjlYYbH3rrSH6/rqwBVMQJRqebvET8847VADRhyI1l9zr0lQ7m9KhsQlad9XttjuqK3n0iPDaIO2XPJJsqb23vGT4IuLsn2Nf+oKJWsnb7rSord8H1V3pUz8/sDMZM9bxPcEYSjTEA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.112.34) smtp.rcpttodomain=marvell.com smtp.mailfrom=nvidia.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=ct2KEWyJPA9Lly0EzWF3ICHCN/38Zv9yu9+WVIT3HFw=; b=dGxnnrVHtFxVXNfknlyuf2JFtrQDh7TyIcmCmCXZoPfG7TT+x61KiC+UX2KHndPtBP2ycwBAgaBko8D28Wno5P464rNhUbluTvAoz6/0isii6Am8AyoanuppIBeoJIgc+2oOiuOikS6MyBcW1hA91BaSN6DHX13Q+tnaJAMvE2aEi5XlvvQEWhFi3KNHglEejdtQFippls1Ca1rpc3+tJi9681QjUfp2JDfLcB68nEm8koBWZA3IN1sTp/VxMu/LcML/cXTuvOA1/fmdoGIO7BvYSXKe9IR0t1K2K9YU6QzU1DSqmFxKeldavDp6iH3KZB/qYpAuYxysSlWSxKafBA== Received: from DM5PR05CA0008.namprd05.prod.outlook.com (2603:10b6:3:d4::18) by DM6PR12MB3083.namprd12.prod.outlook.com (2603:10b6:5:11d::28) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4065.22; Thu, 29 Apr 2021 15:48:09 +0000 Received: from DM6NAM11FT052.eop-nam11.prod.protection.outlook.com (2603:10b6:3:d4:cafe::5a) by DM5PR05CA0008.outlook.office365.com (2603:10b6:3:d4::18) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4108.8 via Frontend Transport; Thu, 29 Apr 2021 15:48:09 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.112.34) smtp.mailfrom=nvidia.com; marvell.com; dkim=none (message not signed) header.d=none;marvell.com; dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.112.34 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.112.34; helo=mail.nvidia.com; Received: from mail.nvidia.com (216.228.112.34) by DM6NAM11FT052.mail.protection.outlook.com (10.13.172.111) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384) id 15.20.4087.27 via Frontend Transport; Thu, 29 Apr 2021 15:48:08 +0000 Received: from nvidia.com (172.20.145.6) by HQMAIL107.nvidia.com (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Thu, 29 Apr 2021 15:48:06 +0000 From: Matan Azrad To: CC: , , , "Shiri Kuzin" Date: Thu, 29 Apr 2021 18:47:03 +0300 Message-ID: <20210429154712.2820159-7-matan@nvidia.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20210429154712.2820159-1-matan@nvidia.com> References: <20210408204849.9543-1-shirik@nvidia.com> <20210429154712.2820159-1-matan@nvidia.com> MIME-Version: 1.0 X-Originating-IP: [172.20.145.6] X-ClientProxiedBy: HQMAIL107.nvidia.com (172.20.187.13) To HQMAIL107.nvidia.com (172.20.187.13) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: 55da3c35-a117-4d17-3eb9-08d90b262fc9 X-MS-TrafficTypeDiagnostic: DM6PR12MB3083: X-Microsoft-Antispam-PRVS: X-MS-Oob-TLC-OOBClassifiers: OLM:1303; X-MS-Exchange-SenderADCheck: 1 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: uPWSNSacjoKMDlQIyYAR7MbHnlPDAAWSU3TiT6RLFy/Y7f2WAQ0tIB9NCcGb/LgN+sYmTVxgzY/7mXTxbJDeNAHTkvxzMVxA1KTTU+qcXHuYHpEJFHIy6FYdFajWp34CWY7m9XlAGLlTwkamZw/pzG+j8xyjY3k3TqO62jU43cTLmFMgu1y3Ke4T9Hh6GxVMQFm7vATXpc8coO1d3UCg71OL1d/0I749JAWzKxXVcZ2CqejvtrD0J55OsCnyaDuhjBuDY8VwZ0FyuMmZvR9IX9FjEpL5slryWxaN95JDlrm0OBrAJPNMjfs7HYQlDycJnPDsIS78LIIzGeqDMyL6SRhceCFkBE4J0ds5/UWULlsRtX4wMePYazfs+wR9WbQ3/c8u8k3ZTV86n9pMg2eLNix2m/9HoX8NNCOqMDKZBzOU7dTYXmLv25hbLnbz5rS+0JGSx6psTVoUoTfLnbmywp7aotLTGI5p1z0Re+zTc3mzc1NDpvt9MtH9G3odccjyENRyakofFbGl8GtPEF9sD5MtO7eacGVpf8UKAca+rTne/uF/Hrr4KJwhPKXDMd0kXnVWCw0ucVuDTHkc9GkAzGJ3oNCQsoYc8dZ6zsRi2EXjEnv1LItNfYCGYZAVqQakNs08bsBGpHk3iz89MuFQpg== X-Forefront-Antispam-Report: CIP:216.228.112.34; CTRY:US; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:schybrid03.nvidia.com; CAT:NONE; SFS:(4636009)(346002)(39860400002)(396003)(136003)(376002)(46966006)(36840700001)(6286002)(2616005)(4326008)(316002)(16526019)(36906005)(186003)(5660300002)(55016002)(70586007)(7696005)(2906002)(70206006)(6666004)(83380400001)(36756003)(54906003)(82310400003)(1076003)(26005)(86362001)(426003)(47076005)(478600001)(6916009)(7636003)(82740400003)(107886003)(8936002)(336012)(8676002)(356005)(36860700001); DIR:OUT; SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 29 Apr 2021 15:48:08.6877 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 55da3c35-a117-4d17-3eb9-08d90b262fc9 X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.112.34]; Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: DM6NAM11FT052.eop-nam11.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: DM6PR12MB3083 Subject: [dpdk-dev] [PATCH v2 06/15] crypto/mlx5: add dev stop and start operations X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org Sender: "dev" From: Shiri Kuzin Add the dev_start function that is used to start a configured device. Add the dev_stop function that is used to stop a configured device. Both functions set the dev parameter as used and return 0. Signed-off-by: Shiri Kuzin Acked-by: Matan Azrad --- drivers/crypto/mlx5/mlx5_crypto.c | 17 +++++++++++++++-- 1 file changed, 15 insertions(+), 2 deletions(-) diff --git a/drivers/crypto/mlx5/mlx5_crypto.c b/drivers/crypto/mlx5/mlx5_crypto.c index 5a14e05d55..495d5448b2 100644 --- a/drivers/crypto/mlx5/mlx5_crypto.c +++ b/drivers/crypto/mlx5/mlx5_crypto.c @@ -98,6 +98,19 @@ mlx5_crypto_dev_configure(struct rte_cryptodev *dev, return 0; } +static void +mlx5_crypto_dev_stop(struct rte_cryptodev *dev) +{ + RTE_SET_USED(dev); +} + +static int +mlx5_crypto_dev_start(struct rte_cryptodev *dev) +{ + RTE_SET_USED(dev); + return 0; +} + static int mlx5_crypto_dev_close(struct rte_cryptodev *dev) { @@ -306,8 +319,8 @@ mlx5_crypto_queue_pair_setup(struct rte_cryptodev *dev, uint16_t qp_id, static struct rte_cryptodev_ops mlx5_crypto_ops = { .dev_configure = mlx5_crypto_dev_configure, - .dev_start = NULL, - .dev_stop = NULL, + .dev_start = mlx5_crypto_dev_start, + .dev_stop = mlx5_crypto_dev_stop, .dev_close = mlx5_crypto_dev_close, .dev_infos_get = mlx5_crypto_dev_infos_get, .stats_get = NULL,