From patchwork Tue Apr 3 15:05:05 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Pavan Nikhilesh X-Patchwork-Id: 36953 X-Patchwork-Delegate: jerinj@marvell.com Return-Path: X-Original-To: patchwork@dpdk.org Delivered-To: patchwork@dpdk.org Received: from [92.243.14.124] (localhost [127.0.0.1]) by dpdk.org (Postfix) with ESMTP id 217BD1B79F; Tue, 3 Apr 2018 17:05:54 +0200 (CEST) Received: from NAM01-BY2-obe.outbound.protection.outlook.com (mail-by2nam01on0065.outbound.protection.outlook.com [104.47.34.65]) by dpdk.org (Postfix) with ESMTP id 23AF21B799 for ; Tue, 3 Apr 2018 17:05:52 +0200 (CEST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=CAVIUMNETWORKS.onmicrosoft.com; s=selector1-cavium-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version; bh=w5/ZfNDy+Jb3BWlhgayDObAlK7S5waPcfCPpHaJ8rZU=; b=kEZCd6V8FYxSowkbQ52y+GXeSt7VT7ogJFH8WBZ4keK5l+j+gprcfYJQ4bvZS+Pn6n/ma8eem0TssCMvgo3scPLGFp0rBzw7OP/QPoK7mvWktSvrc3U1s/bRityTItJdM7RGhxv2KyhzByTl15npiHfEIpH/bGxiaClLMyacmO8= Authentication-Results: spf=none (sender IP is ) smtp.mailfrom=Pavan.Bhagavatula@cavium.com; Received: from ltp-pvn.caveonetworks.com (111.93.218.67) by MWHPR07MB3470.namprd07.prod.outlook.com (2603:10b6:301:63::21) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384_P256) id 15.20.631.10; Tue, 3 Apr 2018 15:05:48 +0000 From: Pavan Nikhilesh To: jerin.jacob@caviumnetworks.com, santosh.shukla@caviumnetworks.com, erik.g.carrillo@intel.com Cc: dev@dpdk.org, Pavan Nikhilesh Date: Tue, 3 Apr 2018 20:35:05 +0530 Message-Id: <20180403150514.24201-4-pbhagavatula@caviumnetworks.com> X-Mailer: git-send-email 2.16.3 In-Reply-To: <20180403150514.24201-1-pbhagavatula@caviumnetworks.com> References: <20180216213700.3415-1-pbhagavatula@caviumnetworks.com> <20180403150514.24201-1-pbhagavatula@caviumnetworks.com> MIME-Version: 1.0 X-Originating-IP: [111.93.218.67] X-ClientProxiedBy: BM1PR0101CA0070.INDPRD01.PROD.OUTLOOK.COM (2603:1096:b00:19::32) To MWHPR07MB3470.namprd07.prod.outlook.com (2603:10b6:301:63::21) X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: 7f030df7-b817-44bf-4bf5-08d59974633b X-Microsoft-Antispam: UriScan:; BCL:0; PCL:0; RULEID:(7020095)(4652020)(5600026)(4604075)(2017052603328)(7153060)(7193020); SRVR:MWHPR07MB3470; X-Microsoft-Exchange-Diagnostics: 1; MWHPR07MB3470; 3:LrQ75phkXDJ3SCMI7smdwbJJU/e4ma8EmT6Hk3koLtox7jE7xZLS7pxABfwG2qFIhTAWU6bzjr8GnzQ7NieyoX1iJOCRRFWAAxeetC8QdXotQmn2KoCpKgbGCLNTYyb5awYyzBXMHjSunq74uecsaRiK3Szrp4/BlBJh2JJAZSBg5LSXj2u702NUd5MGr6u8IpjcUW/riXF2MYqRwlc9OfNeFP+mwIYf0r4visQU8pnm3aLziH6jisl8Ufkrzg0L; 25:BudUaYJypsStXV97djkjEbvICW1f6rHPjsMOpN66Thq+hc7VnYcpcujbcio9Mh6qve81jhzs9rzO87UpLs0KEQNhpa/GrT8sdW8EH0cf5yLiHfIMAGW6ypWLNp+m0TfpvFebA9N6Zx2YBp8wWdkVArz24u0E+bJI//XzZrUTdq5EShXqLUI0ymUg64P2v1vwkMJ/h+0R8P/bQD8w1IIYB8OzxUlDQ1CDlOuv4uaebIxUx4S3pG4rOqddt/F2DrTKWwwvbGi1cI8lp84n5NRhXvNeOvxQwI6XtTvXBIoDukDg6kGYSNkRpYELFgYsFnG4GMcY+rEehQZN9DZ+nRx1Mg==; 31:z++5fCIvxs6moeYEQyJ0fQh5/L+GDm1hgjC74urU3EEMZtirAWxSgBcFG96mluKBstJcovYLkMSoGNDhzi6uVuMKGzPjK/3k6trGoeDjrqDCAmw3bcR2Ch+cA8F/Qp7DExU5GuNGfR8JBNAv2AjVQ4X+toy5D1xEC2DlKr0htjiMS0WOucyflmRLCrfTZD1FwhJ7FJoz7u7UYM/6d9BoEPsdP3aYwXpwCLrkFOtBcwc= X-MS-TrafficTypeDiagnostic: MWHPR07MB3470: X-Microsoft-Exchange-Diagnostics: 1; MWHPR07MB3470; 20:AeyVMQQBgJFOjqYJHSFvhN3ZCfbosl6ZjdaBHO3aHm5K1YyfScHPjIyvS/rP2VSqRVM4T2LR+1A9cdRw9XEXMDCYUhs8x8dBcJZ8FkKXWhh8smSKYb2vlu/IPnW726xxk4b1NxY5OF5NhnN55UxTF3qtxvHhu27RCmlHDgkYbs1fC2lrdfsH0FMUoosheCIu9+eqprwfvxTl8AW0qGQu+lY28J3bHmoTz5YIolnH+G67kqIS9c+Qi+yrXSdTG8lsLLAU+FveFBWbr7afrpjXgiX4mz1pn06pKoLLeKKQfAcmnfElbWUyooVUINjryhS8rrAeIPM5XRwrBv3XJShDlapsitOujHY5IbE6qxsZoMalxB2Loh4evKWxrtjCmDsZIGyldCVTR5pGKKlRHszBenL6B40MK63+LspDGKZwTYBc3Ui6PuBqYVKjUNYdZqvDsbkLbjDK8DaVEWJY+AVnocCcN+qEwv/SKEWPzGyANlpWHy2xM4kkQCMX/7JZSmGKklocF+8hQWijBLFhXVDCPKhs8ToJROJTw72xndbXgnRyzBpAqJAXOuLROaVl2ZIhRjlSMxk7357X8zgcihd2rqCeH8hfg2G9PUwbF58pzbs=; 4:k5yQHJ1ocy9gOU+1R6ZdIZMxvVWXkJyRZEMwMwBU4aCBfesKuBmBmdtwUWnW54UeUAD25oh5l5DDXVoRW/4sa/mFzwXbwg2je3pTNfeKGwOteBFg/o8oA1jhPIJIylSi176qYfCYmCaQhoLd4XGhBOozMj7NEtxOgPK4SMFVByFZbaHR0mDKT443aGBwMuWBvu7X3wzMInxpgk+MkHERaLyaKpocTYKiLWGj7j0i1DaMb/wGpYksisNDebz2q4o5pvG4pS+7oTKh4Sce+g/w2A== X-Microsoft-Antispam-PRVS: X-Exchange-Antispam-Report-Test: UriScan:; X-Exchange-Antispam-Report-CFA-Test: BCL:0; PCL:0; RULEID:(8211001083)(6040522)(2401047)(5005006)(8121501046)(3231221)(944501327)(52105095)(10201501046)(3002001)(93006095)(6041310)(20161123562045)(201703131423095)(201702281528075)(20161123555045)(201703061421075)(201703061406153)(20161123560045)(20161123558120)(20161123564045)(6072148)(201708071742011); SRVR:MWHPR07MB3470; BCL:0; PCL:0; RULEID:; SRVR:MWHPR07MB3470; X-Forefront-PRVS: 0631F0BC3D X-Forefront-Antispam-Report: SFV:NSPM; SFS:(10009020)(396003)(39380400002)(346002)(39850400004)(376002)(366004)(189003)(199004)(47776003)(305945005)(66066001)(72206003)(386003)(6506007)(16586007)(478600001)(316002)(48376002)(7736002)(76176011)(59450400001)(36756003)(52116002)(51416003)(5009440100003)(50466002)(68736007)(106356001)(4326008)(25786009)(486005)(476003)(2906002)(107886003)(6512007)(11346002)(6116002)(2616005)(53416004)(26005)(16526019)(5660300001)(6486002)(3846002)(1076002)(81166006)(81156014)(446003)(956004)(486005)(69596002)(8676002)(6666003)(97736004)(42882007)(50226002)(105586002)(8936002)(1857600001)(53936002)(42262002); DIR:OUT; SFP:1101; SCL:1; SRVR:MWHPR07MB3470; H:ltp-pvn.caveonetworks.com; FPR:; SPF:None; LANG:en; PTR:InfoNoRecords; MX:1; A:1; Received-SPF: None (protection.outlook.com: cavium.com does not designate permitted sender hosts) X-Microsoft-Exchange-Diagnostics: =?us-ascii?Q?1; MWHPR07MB3470; 23:B/TzXGxBlThmX1glM98965gqTAE6A+p2ZmM/qpDzm?= UJe/ZAXUxSIbbAbMQLw52M/fS1LNe3HU/UOOQk58Qc4MR1KPUTKrnMeUj6bp9Tn/2XxTZ0s7I1jFNftg8IX108fqOAYAIFkb0aZXSxBlt7oB4BDQchz9atFtaiQnQcj7PssJIinfi1J4DxyZOepJN4Z0VjsWPs1ECAo8j2TVKB6qE43Hebjh+XOv0on3JkbB4Rzcaj5aCY9XHuMr5XXAUFTnLDzJgoVFPZFam0mebN9DxmLNZ9miUrZfS2suBt2JZ0ci1XJhZ0AfRYq4PbNYvDsFeiwrGBKwGhbFUTC7N8AWC7qi+RirX2edMm0d+o+GTsNc2y40miUJo/YEVEgulCRMYiI581dg9REc60Wq8j/zfUALrbH06MVUp4UCJXNVbS72K+JW0SX+M91gpKAk0etAjL8NgXiEPXeH9PadRu2mrovhpWb9Q6rZoMTsvUgIvUt4KcGHPDp+cUOCzajdclzns8G5LOo/n2h4GtZh6ys71OpNOiPxuDRZS5WbYQkngvdJ5BmAEsPqxhQ1dSVU0a8DIez9uI+X2l6vi9+lojAkMeCVvV5DqaR+/Kv+PW7Kswxp/rqYSwtDIFhr1Fq7oay5erNupm/yS/70wS51bZ21xVHbt064iHjwpeNenMHhewq8o9Es+AjQvbRbjy48B+LlQBqGxFEg+xfRpGSS+6lUvHmd+8YfG3YowIKWZ2roZAKuxJBn2TFNEwIQUOlQMIBX6d4i4dmyK0cDLSsI2mZ9lKgfBQJooQ6MgUpuB36j05iQUl51+5EEr57sDNKESYXgXdHC/UnK+ZjFALFiswqvXVC+up5miFZkSMAU0aAwfrde692PBp4hXxSbXR0rAJHTdznv1ana3JsvAoZ2/G5uCOg7Xiq/q9bWKCsd8DDMb8oSntb6OAvPoSbuaDiiAyexKqHq+YMnomPFLkfNmd1+vZ0vZpQG9iv3zKAmFTsk+UzlYr6vSAXY1WOPIX1MSc1ZdqxufBsXXyYmSqjETSC4715A+yoa2ZANXpkMbO1/lTdO3+w1bjUR7zeS2+D0i9K0d4jbQT+uk+kqIGUHrmyl5nwIjdclS7HQcLRAN9XUTt3MvoyLs3DCmgaduc7NM3RjO0OKQrVXKMiAbJ31VghASTEqJEjHEMRU9VExPV8fwrSCIO7usudV9nPZb6zQLI4lx0Mop5Z/K6wNJHp6GXHKcJrmganzj64EZyflNIA0+2pmR+0yoCy81YjRp4na4i8+/BFMru3GiMGkdvlDBaMNyJDlZgDJIB+FIyq8C04B0vW1SIusJ9O9Rtftd0aIplKZaCHkzYkmZRY30NGtBdLQxgG55wxXuL1b27NTLHY8XE= X-Microsoft-Antispam-Message-Info: slVt0+z/8OTQRtiTGJ4H4bLWltPIO+iJ12vs6N6GKfRiFCVyxvTPA/utNQKNBxjINYqQe3vHz9iA1fMnR6DJB85P9rub7k7nw5O4tLiaJxWPiT+oaR1mdvwXw9xYiLMYw4KJl6+zu7mSIUi4JS+n/7wrVxjAx1CUFvG5P6VsRRpIxpUHbFi7xoColkYG/J6d X-Microsoft-Exchange-Diagnostics: 1; MWHPR07MB3470; 6:/fCYO0aakyIEi8BEOMIqxCIM02U2pxd80aVDietAjSFUzN9K+CEqO7jj/bTeAMY7f5m5gCkg9MPOGf9iAFbr/3U/6qClWygvZJNsvibdAMtI92HmBqamUbXCDsK78BcVarTHwMyKbn5h39/a3itvmgOFRV7xljNwlDxYhiChoG3CWoFl9kvQmQw7MLw+3zwpxqdPVv2PAo4Co47gDSJ7imetjiIAqD/8eGFaTv6xHUeGpQn4bboB5jyuANE8mQSu4o0Scjs09G+MxEn6eZ+2FQEH0/dMqEXP3xgipuBiO4xJ1OzRpS7uBHR2pqLAy77cwAdYUYKVmUtw59V0Y6O46Z4mgb8BHpvIG9P5gLkdyDU+NL/nksmJTBnZKkrudHaGB/q5dssNjqih0rBbvRZqBNewxllrUX2pCpyvtsqPlZxq30cswJKBgFSlWEow7rjT14rnQasgqXOBz6+WbovLHw==; 5:k+eRbNJQZdLCsdgwS0XTPGfMnsymLfDdIakRfzRneg+jLK8ian2jq1PoJ93nO8JhlKuRYuVO5Z174Fb3pFMm0o8EEOI31Vz4BhHrFm8YsFGsHa9jCHW/2jAMwuAb5GpxfucPZKPQt05umocQDI+q38ip0A4AFxaCSBJEVNMtT+Y=; 24:ir1+hE+OdEwrauRdivxCjg3+mbEcuLEwLMy5VW9+YQK02A/6w7xfiBWGhqqAI0ZIvbC7KntilyQvLohJzZHShKZDlF/Z0ic+GhWb3GDfJ/M= SpamDiagnosticOutput: 1:99 SpamDiagnosticMetadata: NSPM X-Microsoft-Exchange-Diagnostics: 1; MWHPR07MB3470; 7:Kjn2d6eCLGeniXtYi8W7xYJfy7Y1jGXjTwtQZHMP/uux50GvgmO/fGkvAzKF8stLUutJVVJCsRyfjqVVQ9Mi103drlD4QenwxFgmS8Z6RtLb2cDAVLguyGbPo/UTrrJCWHTc5IVkGcrgu5mLVPehGIudeNwFpXcc9wP2Hpjs01hucrw7gEQH2wEv3o8GocCZfA+zO/vvxfFiKJVziltED3vAViVuTtP7ZDwghZVC7zI4ApO/Wi7zX0EIDSElhZtv X-OriginatorOrg: caviumnetworks.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 03 Apr 2018 15:05:48.5223 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 7f030df7-b817-44bf-4bf5-08d59974633b X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 711e4ccf-2e9b-4bcf-a551-4094005b6194 X-MS-Exchange-Transport-CrossTenantHeadersStamped: MWHPR07MB3470 Subject: [dpdk-dev] [PATCH v3 03/12] event/octeontx: add support to create and free timer adapter X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.15 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org Sender: "dev" When the application requests to create a timer device, Octeontx TIM create does the following: - Get the requested TIMvf ring based on adapter_id. - Verify the config parameters supplied. - Allocate memory required for * Buckets based on min and max timeout supplied. * Allocate the chunk pool based on the number of timers. - Clear the interrupts. On Free: - Free the allocated bucket and chunk memory. - Free private data used by TIMvf. Signed-off-by: Pavan Nikhilesh --- drivers/event/octeontx/Makefile | 2 + drivers/event/octeontx/meson.build | 3 +- drivers/event/octeontx/ssovf_evdev.c | 3 + drivers/event/octeontx/timvf_evdev.c | 161 ++++++++++++++++++++++++++++++++++ drivers/event/octeontx/timvf_evdev.h | 165 +++++++++++++++++++++++++++++++++++ 5 files changed, 333 insertions(+), 1 deletion(-) create mode 100644 drivers/event/octeontx/timvf_evdev.c create mode 100644 drivers/event/octeontx/timvf_evdev.h diff --git a/drivers/event/octeontx/Makefile b/drivers/event/octeontx/Makefile index 0e49efd84..570a79412 100644 --- a/drivers/event/octeontx/Makefile +++ b/drivers/event/octeontx/Makefile @@ -12,6 +12,7 @@ LIB = librte_pmd_octeontx_ssovf.a CFLAGS += $(WERROR_FLAGS) CFLAGS += -I$(RTE_SDK)/drivers/mempool/octeontx/ CFLAGS += -I$(RTE_SDK)/drivers/net/octeontx/ +CFLAGS += -DALLOW_EXPERIMENTAL_API LDLIBS += -lrte_eal -lrte_eventdev -lrte_mempool_octeontx -lrte_pmd_octeontx LDLIBS += -lrte_bus_pci -lrte_mempool -lrte_mbuf -lrte_kvargs @@ -27,6 +28,7 @@ LIBABIVER := 1 SRCS-$(CONFIG_RTE_LIBRTE_PMD_OCTEONTX_SSOVF) += ssovf_worker.c SRCS-$(CONFIG_RTE_LIBRTE_PMD_OCTEONTX_SSOVF) += ssovf_evdev.c SRCS-$(CONFIG_RTE_LIBRTE_PMD_OCTEONTX_SSOVF) += ssovf_evdev_selftest.c +SRCS-$(CONFIG_RTE_LIBRTE_PMD_OCTEONTX_SSOVF) += timvf_evdev.c ifeq ($(CONFIG_RTE_TOOLCHAIN_GCC),y) CFLAGS_ssovf_worker.o += -fno-prefetch-loop-arrays diff --git a/drivers/event/octeontx/meson.build b/drivers/event/octeontx/meson.build index 358fc9fc9..8941f8a56 100644 --- a/drivers/event/octeontx/meson.build +++ b/drivers/event/octeontx/meson.build @@ -3,7 +3,8 @@ sources = files('ssovf_worker.c', 'ssovf_evdev.c', - 'ssovf_evdev_selftest.c' + 'ssovf_evdev_selftest.c', + 'timvf_evdev.c', ) deps += ['mempool_octeontx', 'bus_vdev', 'pmd_octeontx'] diff --git a/drivers/event/octeontx/ssovf_evdev.c b/drivers/event/octeontx/ssovf_evdev.c index 771bcfc9e..d2feeef50 100644 --- a/drivers/event/octeontx/ssovf_evdev.c +++ b/drivers/event/octeontx/ssovf_evdev.c @@ -18,6 +18,7 @@ #include #include "ssovf_evdev.h" +#include "timvf_evdev.h" int otx_logtype_ssovf; @@ -621,6 +622,8 @@ static struct rte_eventdev_ops ssovf_ops = { .eth_rx_adapter_start = ssovf_eth_rx_adapter_start, .eth_rx_adapter_stop = ssovf_eth_rx_adapter_stop, + .timer_adapter_caps_get = timvf_timer_adapter_caps_get, + .dev_selftest = test_eventdev_octeontx, .dump = ssovf_dump, diff --git a/drivers/event/octeontx/timvf_evdev.c b/drivers/event/octeontx/timvf_evdev.c new file mode 100644 index 000000000..473311fa4 --- /dev/null +++ b/drivers/event/octeontx/timvf_evdev.c @@ -0,0 +1,161 @@ +/* + * SPDX-License-Identifier: BSD-3-Clause + * Copyright(c) 2017 Cavium, Inc + */ + +#include "timvf_evdev.h" + +int otx_logtype_timvf; + +RTE_INIT(otx_timvf_init_log); +static void +otx_timvf_init_log(void) +{ + otx_logtype_timvf = rte_log_register("pmd.event.octeontx.timer"); + if (otx_logtype_timvf >= 0) + rte_log_set_level(otx_logtype_timvf, RTE_LOG_NOTICE); +} + +static void +timvf_ring_info_get(const struct rte_event_timer_adapter *adptr, + struct rte_event_timer_adapter_info *adptr_info) +{ + struct timvf_ring *timr = adptr->data->adapter_priv; + adptr_info->max_tmo_ns = timr->max_tout; + adptr_info->min_resolution_ns = timr->tck_nsec; + rte_memcpy(&adptr_info->conf, &adptr->data->conf, + sizeof(struct rte_event_timer_adapter_conf)); +} + +static int +timvf_ring_create(struct rte_event_timer_adapter *adptr) +{ + char pool_name[25]; + int ret; + uint64_t nb_timers; + struct rte_event_timer_adapter_conf *rcfg = &adptr->data->conf; + struct timvf_ring *timr; + struct octeontx_timvf_info tinfo; + const char *mempool_ops; + + if (octeontx_timvf_info(&tinfo) < 0) + return -ENODEV; + + if (adptr->data->id >= tinfo.total_timvfs) + return -ENODEV; + + timr = rte_zmalloc("octeontx_timvf_priv", + sizeof(struct timvf_ring), 0); + if (timr == NULL) + return -ENOMEM; + + adptr->data->adapter_priv = timr; + /* Check config parameters. */ + if ((rcfg->clk_src != RTE_EVENT_TIMER_ADAPTER_EXT_CLK0) && + (!rcfg->timer_tick_ns || + rcfg->timer_tick_ns < TIM_MIN_INTERVAL)) { + timvf_log_err("Too low timer ticks"); + goto cfg_err; + } + + switch (rcfg->clk_src) { + case RTE_EVENT_TIMER_ADAPTER_CPU_CLK: + timr->clk_src = TIM_CLK_SRC_SCLK; + break; + case RTE_EVENT_TIMER_ADAPTER_EXT_CLK0: + timr->clk_src = TIM_CLK_SRC_GPIO; + break; + case RTE_EVENT_TIMER_ADAPTER_EXT_CLK1: + timr->clk_src = TIM_CLK_SRC_GTI; + break; + case RTE_EVENT_TIMER_ADAPTER_EXT_CLK2: + timr->clk_src = TIM_CLK_SRC_PTP; + break; + default: + timvf_log_err("Invalid clk source specified."); + goto cfg_err; + } + + timr->tim_ring_id = adptr->data->id; + timr->tck_nsec = rcfg->timer_tick_ns; + timr->max_tout = rcfg->max_tmo_ns; + timr->meta.nb_bkts = (timr->max_tout / timr->tck_nsec) + 1; + timr->vbar0 = octeontx_timvf_bar(timr->tim_ring_id, 0); + timr->bkt_pos = (uint8_t *)timr->vbar0 + TIM_VRING_REL; + nb_timers = rcfg->nb_timers; + timr->meta.get_target_bkt = bkt_mod; + + timr->nb_chunks = nb_timers / nb_chunk_slots; + + timr->meta.bkt = rte_zmalloc("octeontx_timvf_bucket", + (timr->meta.nb_bkts) * sizeof(struct tim_mem_bucket), + 0); + if (timr->meta.bkt == NULL) + goto mem_err; + + snprintf(pool_name, 30, "timvf_meta.chunk_pool%d", timr->tim_ring_id); + timr->meta.chunk_pool = (void *)rte_mempool_create_empty(pool_name, + timr->nb_chunks, TIM_CHUNK_SIZE, 0, 0, rte_socket_id(), + 0); + + if (!timr->meta.chunk_pool) { + rte_free(timr->meta.bkt); + timvf_log_err("Unable to create chunkpool."); + return -ENOMEM; + } + + mempool_ops = rte_mbuf_best_mempool_ops(); + ret = rte_mempool_set_ops_byname(timr->meta.chunk_pool, + mempool_ops, NULL); + + if (ret != 0) { + timvf_log_err("Unable to set chunkpool ops."); + goto mem_err; + } + + ret = rte_mempool_populate_default(timr->meta.chunk_pool); + if (ret < 0) { + timvf_log_err("Unable to set populate chunkpool."); + goto mem_err; + } + timvf_write64(0, (uint8_t *)timr->vbar0 + TIM_VRING_BASE); + timvf_write64(0, (uint8_t *)timr->vbar0 + TIM_VF_NRSPERR_INT); + timvf_write64(0, (uint8_t *)timr->vbar0 + TIM_VF_NRSPERR_INT_W1S); + timvf_write64(0x7, (uint8_t *)timr->vbar0 + TIM_VF_NRSPERR_ENA_W1C); + timvf_write64(0x7, (uint8_t *)timr->vbar0 + TIM_VF_NRSPERR_ENA_W1S); + + return 0; +mem_err: + rte_free(timr); + return -ENOMEM; +cfg_err: + rte_free(timr); + return -EINVAL; +} + +static int +timvf_ring_free(struct rte_event_timer_adapter *adptr) +{ + struct timvf_ring *timr = adptr->data->adapter_priv; + rte_mempool_free(timr->meta.chunk_pool); + rte_free(timr->meta.bkt); + rte_free(adptr->data->adapter_priv); + return 0; +} + +static struct rte_event_timer_adapter_ops timvf_ops = { + .init = timvf_ring_create, + .uninit = timvf_ring_free, + .get_info = timvf_ring_info_get, +}; + +int +timvf_timer_adapter_caps_get(const struct rte_eventdev *dev, uint64_t flags, + uint32_t *caps, const struct rte_event_timer_adapter_ops **ops) +{ + RTE_SET_USED(dev); + RTE_SET_USED(flags); + *caps = RTE_EVENT_TIMER_ADAPTER_CAP_INTERNAL_PORT; + *ops = &timvf_ops; + return -EINVAL; +} diff --git a/drivers/event/octeontx/timvf_evdev.h b/drivers/event/octeontx/timvf_evdev.h new file mode 100644 index 000000000..e3f558e10 --- /dev/null +++ b/drivers/event/octeontx/timvf_evdev.h @@ -0,0 +1,165 @@ +/* + * SPDX-License-Identifier: BSD-3-Clause + * Copyright(c) 2017 Cavium, Inc + */ + +#ifndef __TIMVF_EVDEV_H__ +#define __TIMVF_EVDEV_H__ + +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +#include + +#define timvf_log(level, fmt, args...) \ + rte_log(RTE_LOG_ ## level, otx_logtype_timvf, \ + "[%s] %s() " fmt "\n", \ + RTE_STR(event_timer_octeontx), __func__, ## args) + +#define timvf_log_info(fmt, ...) timvf_log(INFO, fmt, ##__VA_ARGS__) +#define timvf_log_dbg(fmt, ...) timvf_log(DEBUG, fmt, ##__VA_ARGS__) +#define timvf_log_err(fmt, ...) timvf_log(ERR, fmt, ##__VA_ARGS__) +#define timvf_func_trace timvf_log_dbg + +#define TIM_COPROC (8) +#define TIM_GET_DEV_INFO (1) +#define TIM_GET_RING_INFO (2) +#define TIM_SET_RING_INFO (3) +#define TIM_RING_START_CYC_GET (4) + +#define TIM_MAX_RINGS (64) +#define TIM_DEV_PER_NODE (1) +#define TIM_VF_PER_DEV (64) +#define TIM_RING_PER_DEV (TIM_VF_PER_DEV) +#define TIM_RING_NODE_SHIFT (6) +#define TIM_RING_MASK ((TIM_RING_PER_DEV) - 1) +#define TIM_RING_INVALID (-1) + +#define TIM_MIN_INTERVAL (1E3) +#define TIM_MAX_INTERVAL ((1ull << 32) - 1) +#define TIM_MAX_BUCKETS (1ull << 20) +#define TIM_CHUNK_SIZE (4096) +#define TIM_MAX_CHUNKS_PER_BUCKET (1ull << 32) + +#define TIMVF_MAX_BURST (8) + +/* TIM VF Control/Status registers (CSRs): */ +/* VF_BAR0: */ +#define TIM_VF_NRSPERR_INT (0x0) +#define TIM_VF_NRSPERR_INT_W1S (0x8) +#define TIM_VF_NRSPERR_ENA_W1C (0x10) +#define TIM_VF_NRSPERR_ENA_W1S (0x18) +#define TIM_VRING_FR_RN_CYCLES (0x20) +#define TIM_VRING_FR_RN_GPIOS (0x28) +#define TIM_VRING_FR_RN_GTI (0x30) +#define TIM_VRING_FR_RN_PTP (0x38) +#define TIM_VRING_CTL0 (0x40) +#define TIM_VRING_CTL1 (0x50) +#define TIM_VRING_CTL2 (0x60) +#define TIM_VRING_BASE (0x100) +#define TIM_VRING_AURA (0x108) +#define TIM_VRING_REL (0x110) + +#define timvf_read64 rte_read64_relaxed +#define timvf_write64 rte_write64_relaxed + +#ifndef __hot +#define __hot __attribute__((hot)) +#endif + +extern int otx_logtype_timvf; + +static const uint16_t nb_chunk_slots = (TIM_CHUNK_SIZE / 16) - 1; + +enum timvf_clk_src { + TIM_CLK_SRC_SCLK, + TIM_CLK_SRC_GPIO, + TIM_CLK_SRC_GTI, + TIM_CLK_SRC_PTP, +}; + +/* TIM_MEM_BUCKET */ +struct tim_mem_bucket { + uint64_t first_chunk; + union { + uint64_t w1; + struct { + uint32_t nb_entry; + uint8_t sbt:1; + uint8_t hbt:1; + uint8_t bsk:1; + uint8_t rsvd:5; + uint8_t lock; + int16_t chunk_remainder; + }; + }; + uint64_t current_chunk; + uint64_t pad; +} __rte_packed; + +struct tim_mem_entry { + uint64_t w0; + uint64_t wqe; +} __rte_packed; + +struct timvf_ctrl_reg { + uint64_t rctrl0; + uint64_t rctrl1; + uint64_t rctrl2; + uint8_t use_pmu; +} __rte_packed; + +struct timvf_ring; + +typedef uint32_t (*bkt_id)(const uint32_t bkt_tcks, const uint32_t nb_bkts); +typedef struct tim_mem_entry * (*refill_chunk)( + struct tim_mem_bucket * const bkt, + struct timvf_ring * const timr); + +struct timvf_meta { + bkt_id get_target_bkt; + refill_chunk refill_chunk; + struct rte_reciprocal_u64 fast_div; + uint64_t ring_start_cyc; + uint32_t nb_bkts; + struct tim_mem_bucket *bkt; + void *chunk_pool; + uint64_t tck_int; +}; + +struct timvf_ring { + struct timvf_meta meta; + uint64_t tck_nsec; + void *vbar0; + void *bkt_pos; + uint64_t max_tout; + uint64_t nb_chunks; + enum timvf_clk_src clk_src; + uint16_t tim_ring_id; +} __rte_cache_aligned; + +static __rte_always_inline uint32_t +bkt_mod(const uint32_t rel_bkt, const uint32_t nb_bkts) +{ + return rel_bkt % nb_bkts; +} + +int timvf_timer_adapter_caps_get(const struct rte_eventdev *dev, uint64_t flags, + uint32_t *caps, const struct rte_event_timer_adapter_ops **ops); + +#endif /* __TIMVF_EVDEV_H__ */