From patchwork Wed Dec 27 04:28:24 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Yongseok Koh X-Patchwork-Id: 32764 X-Patchwork-Delegate: shahafs@mellanox.com Return-Path: X-Original-To: patchwork@dpdk.org Delivered-To: patchwork@dpdk.org Received: from [92.243.14.124] (localhost [127.0.0.1]) by dpdk.org (Postfix) with ESMTP id 13AAF1B2DF; Wed, 27 Dec 2017 05:28:48 +0100 (CET) Received: from EUR01-HE1-obe.outbound.protection.outlook.com (mail-he1eur01on0046.outbound.protection.outlook.com [104.47.0.46]) by dpdk.org (Postfix) with ESMTP id 0A06A1B2C1; Wed, 27 Dec 2017 05:28:43 +0100 (CET) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Mellanox.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version; bh=PXKSqU6tEq1fjXFRRLsx0Kxyr/91AVUSYuxm2gbdiXk=; b=QpafsZcTSdf6+jYsLbsgcLvq0qn0Q4oFzlA1nvZyjKHJ4x1htiYjJ59Sce8i0WyQAYEpyFA2xXF/qZTlYshj/4NJDKPbhlSW1vR7U31GfETw+RDKWxN3IyF6UyoCMD8EgROi8jqD1sEhznS2LeZ50ORSZRY0+VswhLPPswNyew8= Received: from mellanox.com (209.116.155.178) by DB6PR0501MB2040.eurprd05.prod.outlook.com (2603:10a6:4:6::22) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384_P256) id 15.20.366.8; Wed, 27 Dec 2017 04:28:40 +0000 From: Yongseok Koh To: adrien.mazarguil@6wind.com, nelio.laranjeiro@6wind.com, jerin.jacob@caviumnetworks.com, jianbo.liu@arm.com Cc: dev@dpdk.org, Yongseok Koh , stable@dpdk.org Date: Tue, 26 Dec 2017 20:28:24 -0800 Message-Id: <20171227042824.33373-2-yskoh@mellanox.com> X-Mailer: git-send-email 2.11.0 In-Reply-To: <20171227042824.33373-1-yskoh@mellanox.com> References: <20171227042824.33373-1-yskoh@mellanox.com> MIME-Version: 1.0 X-Originating-IP: [209.116.155.178] X-ClientProxiedBy: DM5PR12CA0056.namprd12.prod.outlook.com (2603:10b6:3:103::18) To DB6PR0501MB2040.eurprd05.prod.outlook.com (2603:10a6:4:6::22) X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: 8600b64c-0cba-4806-721e-08d54ce24f13 X-MS-Office365-Filtering-HT: Tenant X-Microsoft-Antispam: UriScan:; BCL:0; PCL:0; RULEID:(4534020)(4602075)(4627115)(201703031133081)(201702281549075)(5600026)(4604075)(48565401081)(2017052603307)(7153060); SRVR:DB6PR0501MB2040; X-Microsoft-Exchange-Diagnostics: 1; DB6PR0501MB2040; 3:3GzBx6hFFQ2zGDv4dJNeky1CRSfW8XQfsziCAO54xCJmFLprSE7F/BrCJrp65EP763kaxnEHUGKdTiZlqiK5bDwL7jpdtM7AKGPJGAFu9EhcxDuh139i+ycsOsU/00UwD/ysFk6noCApPtAfMyeKnsFTwri/vYrimOlOTTZEm9EBr8nHNoT0MZbQui1TQ8pG5A+LVf3oLKlEs53NO+XmlStoyx8bl11oSf+y839re8AEut1phqMBCO+LRo6QKYf6; 25:4iLOZdevAUVLPKX9qf8+wwa9OzcwKrWCksmW7t3/QjPW6asHsx+xM9rjfa/oO/yr3b/khe2u8Fe6cSTPFmMBZGfXuC+AykFyF+Ueoe1CBwdOEeyfqEnjkhkxqvNbVA6hfgHhpBtwQijwUsULiT5rMun7O/uIjr5Z06vS0Z0cogksA2OdMwRaYe4QPZYf7BfxDPFR6oTn/ir8MWd/5lwtKUBK8EH/C7UmEup94PYMZQv14gxTIPwDykIM70a7S6A6YUyCyfGaFj3z2ytHeJjEpt/i7GtFPdb526l2S8ibpSE5YYaNCUYXQ9z35JAYm8BE6emF06Hgw/lguCbEItn/lA==; 31:eMxMivRzhNqILvh31Lz9juZGk3yqWYXJOXMgJNz2pHseUf6mWJNZAboUhq23vFqyQ+ZER1xnJfPV5fzJm0dUAdBIQj0vxNEG+QK+kZoqNAkF8+hw31WuPFBIX469vrlxkep6IDaFMhuoveBUoxacqh+4HFOeZ3IuF3J5LvnAHzXEC0J1amQ7/crGf+oZbysKDWOJEWbUcR7taeUx8+HTak6Pop+W2xESwwNR67U7/KU= X-MS-TrafficTypeDiagnostic: DB6PR0501MB2040: X-LD-Processed: a652971c-7d2e-4d9b-a6a4-d149256f461b,ExtAddr X-Microsoft-Exchange-Diagnostics: 1; DB6PR0501MB2040; 20:z/uksa/ZjxH3jO+a6+QLZXhpGBJ2KSdECBYOWy9rh6au9UpP13o0+EzNxv1v12Mr4GhqVDnVU5/MSv4oFLk7yVWqK6QBqIhlVqNb4zmMwwAuQ+MHJ+508IG3DZiqdhG5Mt6Cr3e4+cAls2tb4dYB49ldHa0KLVSa/JjC/MYue0i7NIoSj4eay7xSoGJcV8FTInr2GO3EkxUo8+b2TmwQm/5Lj6SpLwUwUnq95xRDgDgZwpKqTwx5pJYWSnKMHmRq/k7HJNWUCx0Jw1Xsbs6jdRUp7oL4QUzwziHaYdCOoyZcEe4mvvthkCtTFmP861DJfnawS5ItXnnyG6fvQcYu9l2u70Me7YduBsgNPGXGfMN+KErQAv581kjj7+F1paN33AML8/Txu2pRiT4XNbGNhwsFXLBYUr905eHvBxjuzdto60dXY4c76ibetj8cJjCo+qPMkBQI6yDIXvWD96sglzRKPbCVgpzVKD7MkpdJ+XgBU483iNsruGPInsgy85qW; 4:72Gto/s2MZ1/LcihDhh8EjBzTDOn0KUVN4cNuVPL531hKG16cysK7CoRKrTTzjb2nf+kvhoUpt87ywR92nWGnK74pdMYll3Z3v1g4q5ZsR0tNrfxlPpef/+jBLCu8UELYjTNEeLOli9xXMtoDb8dAu218HaXvNnT+9id+Or9WERHEbybRB+40WcabthBQ0cyEEn1ZMU0y/zBJ6wkYXKdZpqMRTmU8rlZV1SjF6xPMXlrDSdGLruulojlMJorZNbnYvleHei3f1HINyYlkIlN+w== X-Microsoft-Antispam-PRVS: X-Exchange-Antispam-Report-Test: UriScan:; X-Exchange-Antispam-Report-CFA-Test: BCL:0; PCL:0; RULEID:(6040470)(2401047)(8121501046)(5005006)(93006095)(93001095)(3231023)(944501075)(3002001)(10201501046)(6055026)(6041268)(201703131423095)(201702281528075)(20161123555045)(201703061421075)(201703061406153)(20161123558120)(20161123564045)(20161123562045)(20161123560045)(6072148)(201708071742011); SRVR:DB6PR0501MB2040; BCL:0; PCL:0; RULEID:(100000803101)(100110400095); SRVR:DB6PR0501MB2040; X-Forefront-PRVS: 0534947130 X-Forefront-Antispam-Report: SFV:NSPM; SFS:(10009020)(366004)(39380400002)(376002)(396003)(346002)(39860400002)(189003)(199004)(575784001)(16586007)(86362001)(316002)(25786009)(16526018)(52116002)(105586002)(7696005)(51416003)(106356001)(4326008)(1076002)(6116002)(76176011)(386003)(59450400001)(2906002)(6666003)(2950100002)(3846002)(36756003)(5660300001)(55016002)(69596002)(50226002)(53936002)(305945005)(8936002)(81156014)(68736007)(50466002)(66066001)(8676002)(47776003)(81166006)(48376002)(7736002)(21086003)(478600001)(97736004); DIR:OUT; SFP:1101; SCL:1; SRVR:DB6PR0501MB2040; H:mellanox.com; FPR:; SPF:None; PTR:InfoNoRecords; MX:1; A:1; LANG:en; Received-SPF: None (protection.outlook.com: mellanox.com does not designate permitted sender hosts) Authentication-Results: spf=none (sender IP is ) smtp.mailfrom=yskoh@mellanox.com; X-Microsoft-Exchange-Diagnostics: =?us-ascii?Q?1; DB6PR0501MB2040; 23:utYsmqwDEK5Ddt7aENgaoHKxVSlXE6IHI+B1/mz?= /E7Prlh0Pzh9BttCctCmsBYAwnhIqK2asSEP7EcuNuDTpuMwIXW5b8vODhUU348T33VkumfXkt+uUfCDSSd0Q1u4IylePs74kw7sT6qaMNS0B2CBEGxqra1mbwOvk2ceKg90Aqn1p6byTwfPRJlmA443007LEyxJSbY662mNBpr7kQFxKLB8qtDeffJuVaJed2HozR97RyBPVNtJiVcRjOI1HKV+Oh/WtW84H9vyIKpSU5w7E0bkpB6YXBHGWU4Yrx3h7yrbEiSyH7cAG1lzO97un2Duu3TXGMNf/8KAysdkM6nPNYbLALE/4+tOGLQHobdwqioOZIkOO2ijeZPE5R7eVSPmCXnzjDeIWEuYMPksu1ieRXE2ASJ2J0e92WFSikY29nii+BNIXnNz9LS4uSTizbbit1MYkXg3kmg8/DjbRevCKzROEeg/9/9XLfBQoX/zHe5BTK3eLjbSd89VSUoBP/bVv3tVEpQt74c2wjXqReR5rv/ByjIuVqzYqz8n7KSmWZN2mFaMXWTSkpl8PbLRbY/7TtJBTHK+p77zijQlPGRcjh1Il+Ra5h2yhl+YPDlAeBYixA5U6HHpi45oYESYpiEHDa899crRO7zVGac0hYX7n15PyeNc2FRkA5DeXpBTnFmCgyj613YDuH0OsBtsDDNTOkmomYMcWJTRoR/5HOSq9svelvWJBSu/ai/LHr+RxkNtBm0qUPijLG3dxXR2ebuY+XQKVnjghEFPMb60pBp/GqljrfrJfHjyhSpidMTOi4dhIMMuyFFY/tf1KU6YX9/qYNB9Gf+D6vGLc3FE7iMHSsfzh4wGO6xQ88TxAc8caETIV1jbbCX3Zm0+qrsAcBKE4XsP3vQAYrpu3/oEMFC4sBJrjYu56wCjP7g7Un8UmV/aFXbmbk7x/Zqa3sTdiAjsfDbth67PuJ7Ul2HOZwfGMqUBegXQdFyBv23HHmyNm/QwZVeCh9RBfRg9zRY0Vs+CVoSxNsVfbXFFNQn3DIcwxyesB73DkMfWhdJGol2lOWVIe0UsVjKtDiOFGhPnWroGAzZxuNccjlnkq8g5BxKpHuNcfZXuca3asA0Pla5vThsj6A++7NhgB6ejfAiNJ X-Microsoft-Exchange-Diagnostics: 1; DB6PR0501MB2040; 6:wIhnqD5El/o222rFv1leMwZBe1iQ/QZRl/NtoXfYGPK/Wh2YmrnRsC63plKbyyMrLGLmnHputtZwwtlkc+U7B5EhGpfv7yI9xhhhBtxy4VzHF63T3fAzzOiPrgPk6KR7y6cfRtDnZKLvHsKhVOZ1YI6mb2j4M4UU5PPQ9rxFG0iaL5hSkFMDI9pKVgg6ulPvFZZw9SP7TqMPUlawWHfX0jIpWVbGCH9jn4MrHh8c5ZFOvhU9bGjw1uceQX/AZPCgXlUY0mJtgT/T8xXj8ZD9xA74hBnAZGCOm0tPYWcyz/JC/kLYmnVsHxZeyM+rJes7a2sSUNrgka9YCXvUMmnkPWsqL2EecRnCcXtSQW9Aa+c=; 5:hOR6mmEdcXG4nPfrZfQIrJbpJma9W3wtXtwTAZ0mH3mFmtr54BazZa7Ojyimh9zYiCMyh4MzaMx8GtYgl+iZhOkl5sqLqgDhViW9O7fLlVvggxHx20pfQxgxfr65szU3ILxt4pqcrnkajheWtD2aMFMXDDJXaSJTVFRok9ynKPg=; 24:fAXRRj9Q7JB1HrzBs4mcLlrz/OEvdqDM30Po0bt53GlBtg1TjPxhgtOHjCxWMZ54L/ZBK71/Yj6ddW0LwWfIblp3KAzerPe+RlIOFUXbZMA=; 7:CHeK6cPqgMfk1Ak2RYfrvdQgCz7lJpYAQQNtpI6J6bIQTaKzFm9BiVYCdoeEjAkU2msaXHbsIFV8sAEDdJuHlNHFt1PL9t68Nj1jv7I6iGUBkpR5773xPWC3b5fCj2ur2pX/laRMKA2O4ZqFKVclfkZ/zx56RaZUQ/RgThk2JO5DnYI2nzG5z60FOcAe9G0jKONC5XXfq6qUHba5/HPxFFxDNP6wGDLTP9Ylb0fwl9caq/mKFW/98/lLCUsPCX4M SpamDiagnosticOutput: 1:99 SpamDiagnosticMetadata: NSPM X-OriginatorOrg: Mellanox.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 27 Dec 2017 04:28:40.2349 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 8600b64c-0cba-4806-721e-08d54ce24f13 X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: a652971c-7d2e-4d9b-a6a4-d149256f461b X-MS-Exchange-Transport-CrossTenantHeadersStamped: DB6PR0501MB2040 Subject: [dpdk-dev] [PATCH 2/2] net/mlx5: fix synchonization on polling Rx completions X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.15 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org Sender: "dev" Polling a new packet is basically sensing the generation bit in a completion entry. For some processors not having strongly-ordered memory model, there has to be an IO memory barrier between reading the generation bit and other fields of the entry in order to guarantee data is not stale. Fixes: 570acdb1da8a ("net/mlx5: add vectorized Rx/Tx burst for ARM") Cc: stable@dpdk.org Signed-off-by: Yongseok Koh Acked-by: Shahaf Shuler --- drivers/net/mlx5/mlx5_rxtx.c | 1 + drivers/net/mlx5/mlx5_rxtx_vec_neon.h | 53 ++++++++++++++++++++--------------- drivers/net/mlx5/mlx5_rxtx_vec_sse.h | 2 +- 3 files changed, 32 insertions(+), 24 deletions(-) diff --git a/drivers/net/mlx5/mlx5_rxtx.c b/drivers/net/mlx5/mlx5_rxtx.c index 28c0ad8ab..ad7545e3c 100644 --- a/drivers/net/mlx5/mlx5_rxtx.c +++ b/drivers/net/mlx5/mlx5_rxtx.c @@ -1674,6 +1674,7 @@ mlx5_rx_poll_len(struct mlx5_rxq_data *rxq, volatile struct mlx5_cqe *cqe, return 0; ++rxq->cq_ci; op_own = cqe->op_own; + rte_io_rmb(); if (MLX5_CQE_FORMAT(op_own) == MLX5_COMPRESSED) { volatile struct mlx5_mini_cqe8 (*mc)[8] = (volatile struct mlx5_mini_cqe8 (*)[8]) diff --git a/drivers/net/mlx5/mlx5_rxtx_vec_neon.h b/drivers/net/mlx5/mlx5_rxtx_vec_neon.h index 77ce0c3e0..39b7b1953 100644 --- a/drivers/net/mlx5/mlx5_rxtx_vec_neon.h +++ b/drivers/net/mlx5/mlx5_rxtx_vec_neon.h @@ -798,6 +798,7 @@ rxq_burst_v(struct mlx5_rxq_data *rxq, struct rte_mbuf **pkts, uint16_t pkts_n) uint16x4_t mask; uint16x4_t byte_cnt; uint32x4_t ptype_info, flow_tag; + register uint64x2_t c0, c1, c2, c3; uint8_t *p0, *p1, *p2, *p3; uint8_t *e0 = (void *)&elts[pos]->pkt_len; uint8_t *e1 = (void *)&elts[pos + 1]->pkt_len; @@ -814,6 +815,16 @@ rxq_burst_v(struct mlx5_rxq_data *rxq, struct rte_mbuf **pkts, uint16_t pkts_n) p1 = p0 + (pkts_n - pos > 1) * sizeof(struct mlx5_cqe); p2 = p1 + (pkts_n - pos > 2) * sizeof(struct mlx5_cqe); p3 = p2 + (pkts_n - pos > 3) * sizeof(struct mlx5_cqe); + /* B.0 (CQE 3) load a block having op_own. */ + c3 = vld1q_u64((uint64_t *)(p3 + 48)); + /* B.0 (CQE 2) load a block having op_own. */ + c2 = vld1q_u64((uint64_t *)(p2 + 48)); + /* B.0 (CQE 1) load a block having op_own. */ + c1 = vld1q_u64((uint64_t *)(p1 + 48)); + /* B.0 (CQE 0) load a block having op_own. */ + c0 = vld1q_u64((uint64_t *)(p0 + 48)); + /* Synchronize for loading the rest of blocks. */ + rte_io_rmb(); /* Prefetch next 4 CQEs. */ if (pkts_n - pos >= 2 * MLX5_VPMD_DESCS_PER_LOOP) { unsigned int next = pos + MLX5_VPMD_DESCS_PER_LOOP; @@ -823,50 +834,46 @@ rxq_burst_v(struct mlx5_rxq_data *rxq, struct rte_mbuf **pkts, uint16_t pkts_n) rte_prefetch_non_temporal(&cq[next + 3]); } __asm__ volatile ( - /* B.1 (CQE 3) load a block having op_own. */ - "ld1 {v19.16b}, [%[p3]] \n\t" - "sub %[p3], %[p3], #48 \n\t" - /* B.2 (CQE 3) load the rest blocks. */ + /* B.1 (CQE 3) load the rest of blocks. */ "ld1 {v16.16b - v18.16b}, [%[p3]] \n\t" + /* B.2 (CQE 3) move the block having op_own. */ + "mov v19.16b, %[c3].16b \n\t" /* B.3 (CQE 3) extract 16B fields. */ "tbl v23.16b, {v16.16b - v19.16b}, %[cqe_shuf_m].16b \n\t" + /* B.1 (CQE 2) load the rest of blocks. */ + "ld1 {v16.16b - v18.16b}, [%[p2]] \n\t" /* B.4 (CQE 3) adjust CRC length. */ "sub v23.8h, v23.8h, %[crc_adj].8h \n\t" - /* B.1 (CQE 2) load a block having op_own. */ - "ld1 {v19.16b}, [%[p2]] \n\t" - "sub %[p2], %[p2], #48 \n\t" /* C.1 (CQE 3) generate final structure for mbuf. */ "tbl v15.16b, {v23.16b}, %[mb_shuf_m].16b \n\t" - /* B.2 (CQE 2) load the rest blocks. */ - "ld1 {v16.16b - v18.16b}, [%[p2]] \n\t" + /* B.2 (CQE 2) move the block having op_own. */ + "mov v19.16b, %[c2].16b \n\t" /* B.3 (CQE 2) extract 16B fields. */ "tbl v22.16b, {v16.16b - v19.16b}, %[cqe_shuf_m].16b \n\t" + /* B.1 (CQE 1) load the rest of blocks. */ + "ld1 {v16.16b - v18.16b}, [%[p1]] \n\t" /* B.4 (CQE 2) adjust CRC length. */ "sub v22.8h, v22.8h, %[crc_adj].8h \n\t" - /* B.1 (CQE 1) load a block having op_own. */ - "ld1 {v19.16b}, [%[p1]] \n\t" - "sub %[p1], %[p1], #48 \n\t" /* C.1 (CQE 2) generate final structure for mbuf. */ "tbl v14.16b, {v22.16b}, %[mb_shuf_m].16b \n\t" - /* B.2 (CQE 1) load the rest blocks. */ - "ld1 {v16.16b - v18.16b}, [%[p1]] \n\t" + /* B.2 (CQE 1) move the block having op_own. */ + "mov v19.16b, %[c1].16b \n\t" /* B.3 (CQE 1) extract 16B fields. */ "tbl v21.16b, {v16.16b - v19.16b}, %[cqe_shuf_m].16b \n\t" + /* B.1 (CQE 0) load the rest of blocks. */ + "ld1 {v16.16b - v18.16b}, [%[p0]] \n\t" /* B.4 (CQE 1) adjust CRC length. */ "sub v21.8h, v21.8h, %[crc_adj].8h \n\t" - /* B.1 (CQE 0) load a block having op_own. */ - "ld1 {v19.16b}, [%[p0]] \n\t" - "sub %[p0], %[p0], #48 \n\t" /* C.1 (CQE 1) generate final structure for mbuf. */ "tbl v13.16b, {v21.16b}, %[mb_shuf_m].16b \n\t" - /* B.2 (CQE 0) load the rest blocks. */ - "ld1 {v16.16b - v18.16b}, [%[p0]] \n\t" + /* B.2 (CQE 0) move the block having op_own. */ + "mov v19.16b, %[c0].16b \n\t" + /* A.1 load mbuf pointers. */ + "ld1 {v24.2d - v25.2d}, [%[elts_p]] \n\t" /* B.3 (CQE 0) extract 16B fields. */ "tbl v20.16b, {v16.16b - v19.16b}, %[cqe_shuf_m].16b \n\t" /* B.4 (CQE 0) adjust CRC length. */ "sub v20.8h, v20.8h, %[crc_adj].8h \n\t" - /* A.1 load mbuf pointers. */ - "ld1 {v24.2d - v25.2d}, [%[elts_p]] \n\t" /* D.1 extract op_own byte. */ "tbl %[op_own].8b, {v20.16b - v23.16b}, %[owner_shuf_m].8b \n\t" /* C.2 (CQE 3) adjust flow mark. */ @@ -901,9 +908,9 @@ rxq_burst_v(struct mlx5_rxq_data *rxq, struct rte_mbuf **pkts, uint16_t pkts_n) [byte_cnt]"=&w"(byte_cnt), [ptype_info]"=&w"(ptype_info), [flow_tag]"=&w"(flow_tag) - :[p3]"r"(p3 + 48), [p2]"r"(p2 + 48), - [p1]"r"(p1 + 48), [p0]"r"(p0 + 48), + :[p3]"r"(p3), [p2]"r"(p2), [p1]"r"(p1), [p0]"r"(p0), [e3]"r"(e3), [e2]"r"(e2), [e1]"r"(e1), [e0]"r"(e0), + [c3]"w"(c3), [c2]"w"(c2), [c1]"w"(c1), [c0]"w"(c0), [elts_p]"r"(elts_p), [pkts_p]"r"(pkts_p), [cqe_shuf_m]"w"(cqe_shuf_m), diff --git a/drivers/net/mlx5/mlx5_rxtx_vec_sse.h b/drivers/net/mlx5/mlx5_rxtx_vec_sse.h index f25681184..3b90adffa 100644 --- a/drivers/net/mlx5/mlx5_rxtx_vec_sse.h +++ b/drivers/net/mlx5/mlx5_rxtx_vec_sse.h @@ -821,7 +821,7 @@ rxq_burst_v(struct mlx5_rxq_data *rxq, struct rte_mbuf **pkts, uint16_t pkts_n) /* B.2 copy mbuf pointers. */ _mm_storeu_si128((__m128i *)&pkts[pos], mbp1); _mm_storeu_si128((__m128i *)&pkts[pos + 2], mbp2); - rte_compiler_barrier(); + rte_io_rmb(); /* C.1 load remained CQE data and extract necessary fields. */ cqe_tmp2 = _mm_load_si128((__m128i *)&cq[pos + p3]); cqe_tmp1 = _mm_load_si128((__m128i *)&cq[pos + p2]);