From patchwork Thu Nov 23 12:02:52 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Shahaf Shuler X-Patchwork-Id: 31540 Return-Path: X-Original-To: patchwork@dpdk.org Delivered-To: patchwork@dpdk.org Received: from [92.243.14.124] (localhost [127.0.0.1]) by dpdk.org (Postfix) with ESMTP id 52C652BDF; Thu, 23 Nov 2017 13:03:20 +0100 (CET) Received: from EUR02-HE1-obe.outbound.protection.outlook.com (mail-eopbgr10043.outbound.protection.outlook.com [40.107.1.43]) by dpdk.org (Postfix) with ESMTP id 0D62D2C55 for ; Thu, 23 Nov 2017 13:03:19 +0100 (CET) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Mellanox.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version; bh=7D37WR/HW5BWaVMwKWXq4tS0J2VCAzLvdpS3x16B3C0=; b=ljSgj7SwPf0e69mPRKrbj6e+YWzi855GwHKP0U0HD01UlwipNsrVoHYIdtGFcR6BBKV/9jhT2YPbJM4M2jK8WuXE8naE61clKFoTqEo4b0CKA8XaWm4eWEwGY0qsvDK4A6EOeVlDx95XYLtGJUIhBDzfjIfOmVx5wxRMZZc4Yig= Authentication-Results: spf=none (sender IP is ) smtp.mailfrom=shahafs@mellanox.com; Received: from mellanox.com (82.166.227.17) by AM4PR05MB3138.eurprd05.prod.outlook.com (2603:10a6:205:3::15) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384_P256) id 15.20.260.4; Thu, 23 Nov 2017 12:03:17 +0000 From: Shahaf Shuler To: nelio.laranjeiro@6wind.com, yskoh@mellanox.com, adrien.mazarguil@6wind.com Cc: dev@dpdk.org Date: Thu, 23 Nov 2017 14:02:52 +0200 Message-Id: <20171123120252.143695-7-shahafs@mellanox.com> X-Mailer: git-send-email 2.12.0 In-Reply-To: <20171123120252.143695-1-shahafs@mellanox.com> References: <20171123120252.143695-1-shahafs@mellanox.com> MIME-Version: 1.0 X-Originating-IP: [82.166.227.17] X-ClientProxiedBy: DB3PR0202CA0031.eurprd02.prod.outlook.com (2603:10a6:8:1::44) To AM4PR05MB3138.eurprd05.prod.outlook.com (2603:10a6:205:3::15) X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-HT: Tenant X-MS-Office365-Filtering-Correlation-Id: b02683ee-e9c8-42d7-1337-08d5326a2ef7 X-Microsoft-Antispam: UriScan:; BCL:0; PCL:0; RULEID:(48565401081)(4534020)(4602075)(4627115)(201703031133081)(201702281549075)(5600025)(4604075)(2017052603199); SRVR:AM4PR05MB3138; X-Microsoft-Exchange-Diagnostics: 1; AM4PR05MB3138; 3:OozQJep2Z1Wsl/niTSlXAnci2YoO+vCyo8J5kLQYJC+GB4KsHKSQ/8BjDrau6lofx70kDWILTNio88z3jvN1lmtQFi3fOqrwi9q3y6INWmacs4yQXvV4EfoUoOK/w1kY5aih2w1H/74t6XG/bbL6NZJkEmkjNpiDKuytuUEICqxrDayqvj2A7tF49i7pcHipNj50f5OgDwP6T8b8CQMwjutH9PGVVbSJqv8ufy5KaUOXySrrKiHhppmQnQTqNVOR; 25:0mYSsAklmbHwG5/871WpL9ijdU+xaz8F/Muc8jBqfOUtFJsVYEZUrFdUVSTxAFitCZyoeT6Fu+eVxSU3okRgNu8ToPaoQcwSvrhcAX8aEm1g0FaOI/oU42D5PWEPBhdtGmYa+GoPq83TdjRJ0dQMqsAosg3+Yf7e28WdLPSRpiG3ivo4d+K9zblvk2WmfG/p06o5Qux8Sjmof0rYHf5ny97z4pKm08chy0ghU2ZVcXNlAleeTYB//93ycH3UTk1jcJePaCyA3VP5K5aDpd9Lq8wOCehOJrwRaGBJQlmxPtwuT3RYY1Z+J7epREVSVHTjSjI+BgsymsXrrBKrRc4okN5eHK5uQQ759/8kFxrNvh4=; 31:loj6OCc+B05+NYw0fjZkl606MFC4hM2fPGiKdea56Z4wN38YdWJr/SGR+buu7NiI9yu1qoVlS63nGTiUDVSGbpZtfLKuTQoRT04KO0ZNehnuwnD0Mkdhv2i8EIY8giTGeAZxNqsWKJAzSkUNPk61Mz3Yz+X4ehLbQbtrHG1wBLCSfMok0XPj9rx0Ysg43OdTKwPbh+LPyVdlheWnXKfrx8c/vmup3m0OpqtKzmK2XvI= X-MS-TrafficTypeDiagnostic: AM4PR05MB3138: X-LD-Processed: a652971c-7d2e-4d9b-a6a4-d149256f461b,ExtAddr X-Microsoft-Exchange-Diagnostics: 1; AM4PR05MB3138; 20:zZ++TOqBN3eCVnewnNI2KQidxEk9keWcO86l48bEiDg9TiFiAbLt3Tbqbe9OhQuoICMGIQgxYBucN3XbWiARUpf17rr4D/aRwW7TUn6JKrpEQs+TKl2kpkr7aQNGn4KCDRESsq2vjqvHlqd/qhUcDtMMA78LumuQ2rQ9ThBHT0nTiny5k35isGiXxs+A8u3oFTByyo/2QkN0kWgNnXbNneCmCGUWs1OWcBJ25mPc5PDIMCWqxgBno/PSyy0aHeqGtYQaLCjzorbJbkPTfHscafxQtgRtl3MF/zCUuZ7hZcwGzNc+92em5jrAobuZg44by7K0aujplld9nCJjEzkz5IOJjoyd54F6YvDFXSvgiXkhNgleb+w5jC3LXbW0tbyceD0vNEI6x7e7FnVOMstK7cDUbx4nBtAjUsFT62HI4SWP0uK3/OL3MWC6A35BmSL0zj8e7kgnMdz+stmcPvf+pTlAJhqdjSoiJqTq0r7OomuGrUviUosxgegOjoUlgW+J; 4:73CqgshhOlD5Uiwi2HKNmInTYWAvR97EP2X43Ftp+Hr6wA6TGG1eEty99AwWK63Cw632BYPRVZM//AMStTqacb7kK3pOMl8xyg1r39ptWv7EPEESxFLj5Lg/p3rj9MsGGh7pcgu6T9PDuFRIZNuxiOPzD50WlCp5VTK9fvPiK+yh/3rMV8UhU7EqHpYsnef/KRS0cxGF8yAKWMtMiOTYOxGZ0y6MOnF4jD1xl4O/ZW/nwIlB5ONfGfOlv5rXUq2tYRGx4hUzIT5JsQZ3UC5ZSQ== X-Microsoft-Antispam-PRVS: X-Exchange-Antispam-Report-Test: UriScan:; X-Exchange-Antispam-Report-CFA-Test: BCL:0; PCL:0; RULEID:(100000700101)(100105000095)(100000701101)(100105300095)(100000702101)(100105100095)(6040450)(2401047)(8121501046)(5005006)(100000703101)(100105400095)(3002001)(3231022)(10201501046)(93006095)(93001095)(6055026)(6041248)(20161123558100)(20161123560025)(201703131423075)(201702281528075)(201703061421075)(201703061406153)(20161123555025)(20161123562025)(20161123564025)(6072148)(201708071742011)(100000704101)(100105200095)(100000705101)(100105500095); SRVR:AM4PR05MB3138; BCL:0; PCL:0; RULEID:(100000800101)(100110000095)(100000801101)(100110300095)(100000802101)(100110100095)(100000803101)(100110400095)(100000804101)(100110200095)(100000805101)(100110500095); SRVR:AM4PR05MB3138; X-Forefront-PRVS: 05009853EF X-Forefront-Antispam-Report: SFV:NSPM; SFS:(10009020)(6009001)(376002)(39860400002)(346002)(366004)(199003)(189002)(97736004)(33026002)(8676002)(53936002)(305945005)(68736007)(1076002)(189998001)(52116002)(4326008)(2950100002)(7736002)(2906002)(101416001)(6666003)(5660300001)(81166006)(76176999)(50986999)(81156014)(25786009)(478600001)(106356001)(47776003)(105586002)(316002)(5003940100001)(8936002)(50226002)(3846002)(69596002)(6116002)(16586007)(55016002)(86362001)(66066001)(21086003)(48376002)(50466002)(16526018)(36756003)(33646002); DIR:OUT; SFP:1101; SCL:1; SRVR:AM4PR05MB3138; H:mellanox.com; FPR:; SPF:None; PTR:InfoNoRecords; A:1; MX:1; LANG:en; Received-SPF: None (protection.outlook.com: mellanox.com does not designate permitted sender hosts) X-Microsoft-Exchange-Diagnostics: =?us-ascii?Q?1; AM4PR05MB3138; 23:Y5HbFpcvc2TetPbolCX6hXGV47wixaUDe666KaJwv?= JA37iB0NP6naXpoBqBYREtjyBzZOsknLf2RIV0H8FPpe7STU3oAu1gidGYDdUEzb1jKCExbkJgPBpHs1YYKitlx3ZcJX6w0ho221As4XHgaHLrrpkTUBhU7UoWPUNeyh8AGgE5vGyGLxOHH6bTgnXCKWkwXEwfl8YWlzbNcTCTRbrkXL4LvI3V9S+22pinFu6mc6JzKwvLRca4Ldg+yZ8xm6cjiiZ4bJu/eM8JO3oOd/wf4PF4t7rXViTlCI3Y7HyQLBBLo0abZWsRekOY8m9IjzKSh0BBfWUC6i+vIg3z4a74QDIFmp+Y/0Y25dePOeNn04PrGQWFKz5VpeLetErIlS7V5ZWrX5Hv3UpClw/6TcYSQzBIfTxFA7XcWQ1wYMbvBTeZxuv4uM2HD+1+gEt8Y8+v6iDuuieXvmFNX5dtSdoU9DMPyBzD9MAcgIYbgVmWRM0s7b0arS/RzaApgm8aZdSQw17e+klW/MaVxrMgG8FWuUHLAbT+bpwux58v3ymZQtKnAx00CVMWw98tFKJyTFfROdZ/kSf0Up/U5pul1NGVThswJVWwoDHHXw6Sj3MTJWYP7aYAcmbGZyfQ6fn+gm8lpM6HJtng9LFgQJJCTw7lIicF4FohpCG3A4pvfYVAfUctN0IVHRSyP0dYVjYJSz0EWhK0gIfwF2GK+EKHZ88XNuWyzP22Hvk3roIFijTPeVw5WtrHM37YhImm4I48aRNo20Ijri6KJsP1n7dr0McijcXr1iMaajDUIiW04Ex2Si4VAh5FaHU5OLuBAohxDZUxLa8LnhEBGByuG2hiAbCauAo1JVzbVjhMDVAXHUuWiDODYtHOSRnQWQl9KFO0N/nYs72EU8zNs3XJZcX+qn/IvBnYUz0fJsXsRfQqyDEPe1MPmEjdDgzADLTswVWZFYLqZXhsqfjvnY+ecRkD1WprUvDNVpjsFaxQePWdOFuvwYmAkhpfD+ifA29Wh7vRXfv1sX6b+06ZBWVBREXuhd41R3aOUch9NazhxWc1tIDIqj/VW0BAEDGP/nZ3y4hg6r6yN9L4/IFpPlgTD+HgHtYJo/2nvTWeou5EacRsW63eghG7YrF541mHgcHdnyRO1hTxykhei3B5OS9EYXt8btQ== X-Microsoft-Exchange-Diagnostics: 1; AM4PR05MB3138; 6:cax4YPpSdjqUDrP0rYGgnjQFB3agcmQdJv7nTSH06XtZG9PUB+l2bixiBjb7GRTzCRMnIY1UVxK2mIRhuZ1D2L0ZUn5G1RH2KLreJIrpEaULtY8mZnrGh2V4pJ/tJuIGfqNBtZC9nzrnk2FgBpMjGXWeFTQemK6Ul6TS+zvlzwJXJ1zRhug6MfWbJQgxSe2U2XXMpKovqvimYn4ZeYp2Wi7RiFHs7cqxWjuBlOEI0aA7xzTXOqiCH6sQl21Rh3yVhNJpkSCevFCAG1Yjnl7LKUVJnVQlo4LZP8fZC3Sr87UEBmB9U31NLhqvNxdGCPm80TaJ5GKWN5PjVHCTchVoiAi7EhIn/diz9KI7KQ4QL1c=; 5:EpLpXZOqbQbsFXjm62prisAuGn4R9ntpy0AxJBvCi9o8qvwINn/P8hBMnXmuQ8Mn+SpCKRkuChuJZGTYBeEZ/2LjowaeJh85wXN+/fhsRy2u4+/3ZGa3Ry6UySA4i44oXNqtsaKKCJB82YB0859iDp9OqEPkdwZrgEb/Wd2HMfM=; 24:h/EsHgkMWVYf3unK9g2f+hfAvDcWvmdXEYSyh5DuuVwbXpW60Q5IZBcMi1AruE/mEsUa5UCBvm75AQ15wnMYASGHc1tZ1/hzh2rXXvNgef0=; 7:tc1OQ092ewLJUrAz6pDmGlaR8zXDls93+xAKPwMoCxAFs5TXLYksv9yPg831iyjBiz1fOSarD0Du/+T1pX4svJnOTBBCoBmW6k/+Dlt+Q3+/6uX95z4D2smq49LxUh29DSHmzZLRUSL2QqkOSczYEDxtyp3sMpeEiQbPVfzW/n7E1Ulyvaa21zsyJrSNGBZgFApmMxiITFpT8w33cTOkxj8V6CTdPCEqVUn+f/QIsLJL+8Xv647dT3JaCtguG/pD SpamDiagnosticOutput: 1:99 SpamDiagnosticMetadata: NSPM X-OriginatorOrg: Mellanox.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 23 Nov 2017 12:03:17.2253 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: b02683ee-e9c8-42d7-1337-08d5326a2ef7 X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: a652971c-7d2e-4d9b-a6a4-d149256f461b X-MS-Exchange-Transport-CrossTenantHeadersStamped: AM4PR05MB3138 Subject: [dpdk-dev] [PATCH 6/6] net/mlx4: convert to new Rx offloads API X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.15 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org Sender: "dev" Ethdev Rx offloads API has changed since: commit ce17eddefc20 ("ethdev: introduce Rx queue offloads API") This commit support the new Rx offloads API. Signed-off-by: Shahaf Shuler --- drivers/net/mlx4/mlx4.c | 11 ++++++ drivers/net/mlx4/mlx4_ethdev.c | 10 ++--- drivers/net/mlx4/mlx4_flow.c | 5 ++- drivers/net/mlx4/mlx4_rxq.c | 78 ++++++++++++++++++++++++++++++++++--- drivers/net/mlx4/mlx4_rxtx.h | 2 + 5 files changed, 93 insertions(+), 13 deletions(-) diff --git a/drivers/net/mlx4/mlx4.c b/drivers/net/mlx4/mlx4.c index 38c545b1b..3205b58ac 100644 --- a/drivers/net/mlx4/mlx4.c +++ b/drivers/net/mlx4/mlx4.c @@ -101,6 +101,10 @@ mlx4_dev_configure(struct rte_eth_dev *dev) struct rte_flow_error error; uint64_t supp_tx_offloads = mlx4_priv_get_tx_port_offloads(priv); uint64_t tx_offloads = dev->data->dev_conf.txmode.offloads; + uint64_t supp_rx_offloads = + (mlx4_get_rx_port_offloads() | + mlx4_priv_get_rx_queue_offloads(priv)); + uint64_t rx_offloads = dev->data->dev_conf.rxmode.offloads; int ret; if ((tx_offloads & supp_tx_offloads) != tx_offloads) { @@ -110,6 +114,13 @@ mlx4_dev_configure(struct rte_eth_dev *dev) tx_offloads, supp_tx_offloads); return -rte_errno; } + if ((rx_offloads & supp_rx_offloads) != rx_offloads) { + rte_errno = ENOTSUP; + ERROR("Some Rx offloads are not supported " + "requested 0x%lx supported 0x%lx\n", + rx_offloads, supp_rx_offloads); + return -rte_errno; + } /* Prepare internal flow rules. */ ret = mlx4_flow_sync(priv, &error); if (ret) { diff --git a/drivers/net/mlx4/mlx4_ethdev.c b/drivers/net/mlx4/mlx4_ethdev.c index 63e00b1da..fef89e731 100644 --- a/drivers/net/mlx4/mlx4_ethdev.c +++ b/drivers/net/mlx4/mlx4_ethdev.c @@ -766,13 +766,11 @@ mlx4_dev_infos_get(struct rte_eth_dev *dev, struct rte_eth_dev_info *info) info->max_rx_queues = max; info->max_tx_queues = max; info->max_mac_addrs = RTE_DIM(priv->mac); - info->rx_offload_capa = 0; info->tx_offload_capa = mlx4_priv_get_tx_port_offloads(priv); - if (priv->hw_csum) { - info->rx_offload_capa |= (DEV_RX_OFFLOAD_IPV4_CKSUM | - DEV_RX_OFFLOAD_UDP_CKSUM | - DEV_RX_OFFLOAD_TCP_CKSUM); - } + info->rx_queue_offload_capa = + mlx4_priv_get_rx_queue_offloads(priv); + info->rx_offload_capa = (mlx4_get_rx_port_offloads() | + info->rx_queue_offload_capa); if (mlx4_get_ifname(priv, &ifname) == 0) info->if_index = if_nametoindex(ifname); info->hash_key_size = MLX4_RSS_HASH_KEY_SIZE; diff --git a/drivers/net/mlx4/mlx4_flow.c b/drivers/net/mlx4/mlx4_flow.c index 8b87b2989..654e72df3 100644 --- a/drivers/net/mlx4/mlx4_flow.c +++ b/drivers/net/mlx4/mlx4_flow.c @@ -1224,7 +1224,7 @@ mlx4_flow_internal_next_vlan(struct priv *priv, uint16_t vlan) * - MAC flow rules are generated from @p dev->data->mac_addrs * (@p priv->mac array). * - An additional flow rule for Ethernet broadcasts is also generated. - * - All these are per-VLAN if @p dev->data->dev_conf.rxmode.hw_vlan_filter + * - All these are per-VLAN if @p DEV_RX_OFFLOAD_VLAN_FILTER * is enabled and VLAN filters are configured. * * @param priv @@ -1292,7 +1292,8 @@ mlx4_flow_internal(struct priv *priv, struct rte_flow_error *error) }; struct ether_addr *rule_mac = ð_spec.dst; rte_be16_t *rule_vlan = - priv->dev->data->dev_conf.rxmode.hw_vlan_filter && + (priv->dev->data->dev_conf.rxmode.offloads & + DEV_RX_OFFLOAD_VLAN_FILTER) && !priv->dev->data->promiscuous ? &vlan_spec.tci : NULL; diff --git a/drivers/net/mlx4/mlx4_rxq.c b/drivers/net/mlx4/mlx4_rxq.c index 53313c56f..f8c1105dc 100644 --- a/drivers/net/mlx4/mlx4_rxq.c +++ b/drivers/net/mlx4/mlx4_rxq.c @@ -663,6 +663,66 @@ mlx4_rxq_detach(struct rxq *rxq) } /** + * Returns the per-queue supported offloads. + * + * @param priv + * Pointer to private structure. + * + * @return + * Supported Tx offloads. + */ +uint64_t +mlx4_priv_get_rx_queue_offloads(struct priv *priv) +{ + uint64_t offloads = DEV_RX_OFFLOAD_SCATTER; + + if (priv->hw_csum) + offloads |= DEV_RX_OFFLOAD_CHECKSUM; + return offloads; +} + +/** + * Returns the per-port supported offloads. + * + * @return + * Supported Rx offloads. + */ +uint64_t +mlx4_get_rx_port_offloads(void) +{ + uint64_t offloads = DEV_RX_OFFLOAD_VLAN_FILTER; + + return offloads; +} + +/** + * Checks if the per-queue offload configuration is valid. + * + * @param priv + * Pointer to private structure. + * @param offloads + * Per-queue offloads configuration. + * + * @return + * 1 if the configuration is valid, 0 otherwise. + */ +static int +priv_is_rx_queue_offloads_allowed(struct priv *priv, uint64_t offloads) +{ + uint64_t port_offloads = priv->dev->data->dev_conf.rxmode.offloads; + uint64_t queue_supp_offloads = + mlx4_priv_get_rx_queue_offloads(priv); + uint64_t port_supp_offloads = mlx4_get_rx_port_offloads(); + + if ((offloads & (queue_supp_offloads | port_supp_offloads)) != + offloads) + return 0; + if (((port_offloads ^ offloads) & port_supp_offloads)) + return 0; + return 1; +} + +/** * DPDK callback to configure a Rx queue. * * @param dev @@ -707,6 +767,16 @@ mlx4_rx_queue_setup(struct rte_eth_dev *dev, uint16_t idx, uint16_t desc, (void)conf; /* Thresholds configuration (ignored). */ DEBUG("%p: configuring queue %u for %u descriptors", (void *)dev, idx, desc); + if (!priv_is_rx_queue_offloads_allowed(priv, conf->offloads)) { + rte_errno = ENOTSUP; + ERROR("%p: Rx queue offloads 0x%lx don't match port " + "offloads 0x%lx or supported offloads 0x%lx", + (void *)dev, conf->offloads, + dev->data->dev_conf.rxmode.offloads, + (mlx4_get_rx_port_offloads() | + mlx4_priv_get_rx_queue_offloads(priv))); + return -rte_errno; + } if (idx >= dev->data->nb_rx_queues) { rte_errno = EOVERFLOW; ERROR("%p: queue index out of range (%u >= %u)", @@ -746,10 +816,8 @@ mlx4_rx_queue_setup(struct rte_eth_dev *dev, uint16_t idx, uint16_t desc, .elts_n = rte_log2_u32(desc), .elts = elts, /* Toggle Rx checksum offload if hardware supports it. */ - .csum = (priv->hw_csum && - dev->data->dev_conf.rxmode.hw_ip_checksum), - .csum_l2tun = (priv->hw_csum_l2tun && - dev->data->dev_conf.rxmode.hw_ip_checksum), + .csum = !!(conf->offloads & DEV_RX_OFFLOAD_CHECKSUM), + .csum_l2tun = !!(conf->offloads & DEV_RX_OFFLOAD_CHECKSUM), .l2tun_offload = priv->hw_csum_l2tun, .stats = { .idx = idx, @@ -761,7 +829,7 @@ mlx4_rx_queue_setup(struct rte_eth_dev *dev, uint16_t idx, uint16_t desc, if (dev->data->dev_conf.rxmode.max_rx_pkt_len <= (mb_len - RTE_PKTMBUF_HEADROOM)) { ; - } else if (dev->data->dev_conf.rxmode.enable_scatter) { + } else if (conf->offloads & DEV_RX_OFFLOAD_SCATTER) { uint32_t size = RTE_PKTMBUF_HEADROOM + dev->data->dev_conf.rxmode.max_rx_pkt_len; diff --git a/drivers/net/mlx4/mlx4_rxtx.h b/drivers/net/mlx4/mlx4_rxtx.h index 528600a18..4897e9471 100644 --- a/drivers/net/mlx4/mlx4_rxtx.h +++ b/drivers/net/mlx4/mlx4_rxtx.h @@ -163,6 +163,8 @@ int mlx4_rx_queue_setup(struct rte_eth_dev *dev, uint16_t idx, const struct rte_eth_rxconf *conf, struct rte_mempool *mp); void mlx4_rx_queue_release(void *dpdk_rxq); +uint64_t mlx4_get_rx_port_offloads(void); +uint64_t mlx4_priv_get_rx_queue_offloads(struct priv *priv); /* mlx4_rxtx.c */