get:
Show a patch.

patch:
Update a patch.

put:
Update a patch.

GET /api/patches/96764/?format=api
HTTP 200 OK
Allow: GET, PUT, PATCH, HEAD, OPTIONS
Content-Type: application/json
Vary: Accept

{
    "id": 96764,
    "url": "http://patches.dpdk.org/api/patches/96764/?format=api",
    "web_url": "http://patches.dpdk.org/project/dpdk/patch/20210810025140.1698163-26-qi.z.zhang@intel.com/",
    "project": {
        "id": 1,
        "url": "http://patches.dpdk.org/api/projects/1/?format=api",
        "name": "DPDK",
        "link_name": "dpdk",
        "list_id": "dev.dpdk.org",
        "list_email": "dev@dpdk.org",
        "web_url": "http://core.dpdk.org",
        "scm_url": "git://dpdk.org/dpdk",
        "webscm_url": "http://git.dpdk.org/dpdk",
        "list_archive_url": "https://inbox.dpdk.org/dev",
        "list_archive_url_format": "https://inbox.dpdk.org/dev/{}",
        "commit_url_format": ""
    },
    "msgid": "<20210810025140.1698163-26-qi.z.zhang@intel.com>",
    "list_archive_url": "https://inbox.dpdk.org/dev/20210810025140.1698163-26-qi.z.zhang@intel.com",
    "date": "2021-08-10T02:51:37",
    "name": "[25/28] net/ice/base: support FDIR for GTPU UL/DL with QFI fields",
    "commit_ref": null,
    "pull_url": null,
    "state": "accepted",
    "archived": true,
    "hash": "7c31a50a2971c8110d09574058f7bcbc3ad59120",
    "submitter": {
        "id": 504,
        "url": "http://patches.dpdk.org/api/people/504/?format=api",
        "name": "Qi Zhang",
        "email": "qi.z.zhang@intel.com"
    },
    "delegate": {
        "id": 1540,
        "url": "http://patches.dpdk.org/api/users/1540/?format=api",
        "username": "qzhan15",
        "first_name": "Qi",
        "last_name": "Zhang",
        "email": "qi.z.zhang@intel.com"
    },
    "mbox": "http://patches.dpdk.org/project/dpdk/patch/20210810025140.1698163-26-qi.z.zhang@intel.com/mbox/",
    "series": [
        {
            "id": 18242,
            "url": "http://patches.dpdk.org/api/series/18242/?format=api",
            "web_url": "http://patches.dpdk.org/project/dpdk/list/?series=18242",
            "date": "2021-08-10T02:51:12",
            "name": "ice: base code update",
            "version": 1,
            "mbox": "http://patches.dpdk.org/series/18242/mbox/"
        }
    ],
    "comments": "http://patches.dpdk.org/api/patches/96764/comments/",
    "check": "success",
    "checks": "http://patches.dpdk.org/api/patches/96764/checks/",
    "tags": {},
    "related": [],
    "headers": {
        "Return-Path": "<dev-bounces@dpdk.org>",
        "X-Original-To": "patchwork@inbox.dpdk.org",
        "Delivered-To": "patchwork@inbox.dpdk.org",
        "Received": [
            "from mails.dpdk.org (mails.dpdk.org [217.70.189.124])\n\tby inbox.dpdk.org (Postfix) with ESMTP id C1511A0C54;\n\tTue, 10 Aug 2021 04:51:09 +0200 (CEST)",
            "from [217.70.189.124] (localhost [127.0.0.1])\n\tby mails.dpdk.org (Postfix) with ESMTP id 90A8741198;\n\tTue, 10 Aug 2021 04:49:38 +0200 (CEST)",
            "from mga02.intel.com (mga02.intel.com [134.134.136.20])\n by mails.dpdk.org (Postfix) with ESMTP id 0797D411EA\n for <dev@dpdk.org>; Tue, 10 Aug 2021 04:49:36 +0200 (CEST)",
            "from fmsmga008.fm.intel.com ([10.253.24.58])\n by orsmga101.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384;\n 09 Aug 2021 19:49:36 -0700",
            "from dpdk51.sh.intel.com ([10.67.111.142])\n by fmsmga008.fm.intel.com with ESMTP; 09 Aug 2021 19:49:33 -0700"
        ],
        "X-IronPort-AV": [
            "E=McAfee;i=\"6200,9189,10070\"; a=\"202002219\"",
            "E=Sophos;i=\"5.84,309,1620716400\"; d=\"scan'208\";a=\"202002219\"",
            "E=Sophos;i=\"5.84,309,1620716400\"; d=\"scan'208\";a=\"483823816\""
        ],
        "X-ExtLoop1": "1",
        "From": "Qi Zhang <qi.z.zhang@intel.com>",
        "To": "qiming.yang@intel.com",
        "Cc": "junfeng.guo@intel.com,\n\tdev@dpdk.org,\n\tQi Zhang <qi.z.zhang@intel.com>",
        "Date": "Tue, 10 Aug 2021 10:51:37 +0800",
        "Message-Id": "<20210810025140.1698163-26-qi.z.zhang@intel.com>",
        "X-Mailer": "git-send-email 2.26.2",
        "In-Reply-To": "<20210810025140.1698163-1-qi.z.zhang@intel.com>",
        "References": "<20210810025140.1698163-1-qi.z.zhang@intel.com>",
        "MIME-Version": "1.0",
        "Content-Transfer-Encoding": "8bit",
        "Subject": "[dpdk-dev] [PATCH 25/28] net/ice/base: support FDIR for GTPU UL/DL\n with QFI fields",
        "X-BeenThere": "dev@dpdk.org",
        "X-Mailman-Version": "2.1.29",
        "Precedence": "list",
        "List-Id": "DPDK patches and discussions <dev.dpdk.org>",
        "List-Unsubscribe": "<https://mails.dpdk.org/options/dev>,\n <mailto:dev-request@dpdk.org?subject=unsubscribe>",
        "List-Archive": "<http://mails.dpdk.org/archives/dev/>",
        "List-Post": "<mailto:dev@dpdk.org>",
        "List-Help": "<mailto:dev-request@dpdk.org?subject=help>",
        "List-Subscribe": "<https://mails.dpdk.org/listinfo/dev>,\n <mailto:dev-request@dpdk.org?subject=subscribe>",
        "Errors-To": "dev-bounces@dpdk.org",
        "Sender": "\"dev\" <dev-bounces@dpdk.org>"
    },
    "content": "Enable Flow Director filtering for GTPU UL/DL QFI field matching.\n\nSigned-off-by: Junfeng Guo <junfeng.guo@intel.com>\nSigned-off-by: Qi Zhang <qi.z.zhang@intel.com>\n---\n drivers/net/ice/base/ice_flow.c | 8 ++++++++\n drivers/net/ice/base/ice_flow.h | 2 ++\n 2 files changed, 10 insertions(+)",
    "diff": "diff --git a/drivers/net/ice/base/ice_flow.c b/drivers/net/ice/base/ice_flow.c\nindex 470548331b..96d54b494d 100644\n--- a/drivers/net/ice/base/ice_flow.c\n+++ b/drivers/net/ice/base/ice_flow.c\n@@ -185,9 +185,15 @@ struct ice_flow_field_info ice_flds_info[ICE_FLOW_FIELD_IDX_MAX] = {\n \t/* ICE_FLOW_FIELD_IDX_GTPU_UP_TEID */\n \tICE_FLOW_FLD_INFO(ICE_FLOW_SEG_HDR_GTPU_UP, 12,\n \t\t\t  ICE_FLOW_FLD_SZ_GTP_TEID),\n+\t/* ICE_FLOW_FIELD_IDX_GTPU_UP_QFI */\n+\tICE_FLOW_FLD_INFO_MSK(ICE_FLOW_SEG_HDR_GTPU_UP, 22,\n+\t\t\t      ICE_FLOW_FLD_SZ_GTP_QFI, 0x3f00),\n \t/* ICE_FLOW_FIELD_IDX_GTPU_DWN_TEID */\n \tICE_FLOW_FLD_INFO(ICE_FLOW_SEG_HDR_GTPU_DWN, 12,\n \t\t\t  ICE_FLOW_FLD_SZ_GTP_TEID),\n+\t/* ICE_FLOW_FIELD_IDX_GTPU_DWN_QFI */\n+\tICE_FLOW_FLD_INFO_MSK(ICE_FLOW_SEG_HDR_GTPU_DWN, 22,\n+\t\t\t      ICE_FLOW_FLD_SZ_GTP_QFI, 0x3f00),\n \t/* PPPOE */\n \t/* ICE_FLOW_FIELD_IDX_PPPOE_SESS_ID */\n \tICE_FLOW_FLD_INFO(ICE_FLOW_SEG_HDR_PPPOE, 2,\n@@ -1473,6 +1479,8 @@ ice_flow_xtract_fld(struct ice_hw *hw, struct ice_flow_prof_params *params,\n \tcase ICE_FLOW_FIELD_IDX_GTPU_DWN_TEID:\n \tcase ICE_FLOW_FIELD_IDX_GTPU_EH_TEID:\n \tcase ICE_FLOW_FIELD_IDX_GTPU_EH_QFI:\n+\tcase ICE_FLOW_FIELD_IDX_GTPU_UP_QFI:\n+\tcase ICE_FLOW_FIELD_IDX_GTPU_DWN_QFI:\n \t\t/* GTP is accessed through UDP OF protocol */\n \t\tprot_id = ICE_PROT_UDP_OF;\n \t\tbreak;\ndiff --git a/drivers/net/ice/base/ice_flow.h b/drivers/net/ice/base/ice_flow.h\nindex 92beb75db8..371d960066 100644\n--- a/drivers/net/ice/base/ice_flow.h\n+++ b/drivers/net/ice/base/ice_flow.h\n@@ -268,8 +268,10 @@ enum ice_flow_field {\n \tICE_FLOW_FIELD_IDX_GTPU_EH_QFI,\n \t/* GTPU_UP */\n \tICE_FLOW_FIELD_IDX_GTPU_UP_TEID,\n+\tICE_FLOW_FIELD_IDX_GTPU_UP_QFI,\n \t/* GTPU_DWN */\n \tICE_FLOW_FIELD_IDX_GTPU_DWN_TEID,\n+\tICE_FLOW_FIELD_IDX_GTPU_DWN_QFI,\n \t/* PPPOE */\n \tICE_FLOW_FIELD_IDX_PPPOE_SESS_ID,\n \t/* PFCP */\n",
    "prefixes": [
        "25/28"
    ]
}