get:
Show a patch.

patch:
Update a patch.

put:
Update a patch.

GET /api/patches/95158/?format=api
HTTP 200 OK
Allow: GET, PUT, PATCH, HEAD, OPTIONS
Content-Type: application/json
Vary: Accept

{
    "id": 95158,
    "url": "http://patches.dpdk.org/api/patches/95158/?format=api",
    "web_url": "http://patches.dpdk.org/project/dpdk/patch/20210702061816.10454-6-suanmingm@nvidia.com/",
    "project": {
        "id": 1,
        "url": "http://patches.dpdk.org/api/projects/1/?format=api",
        "name": "DPDK",
        "link_name": "dpdk",
        "list_id": "dev.dpdk.org",
        "list_email": "dev@dpdk.org",
        "web_url": "http://core.dpdk.org",
        "scm_url": "git://dpdk.org/dpdk",
        "webscm_url": "http://git.dpdk.org/dpdk",
        "list_archive_url": "https://inbox.dpdk.org/dev",
        "list_archive_url_format": "https://inbox.dpdk.org/dev/{}",
        "commit_url_format": ""
    },
    "msgid": "<20210702061816.10454-6-suanmingm@nvidia.com>",
    "list_archive_url": "https://inbox.dpdk.org/dev/20210702061816.10454-6-suanmingm@nvidia.com",
    "date": "2021-07-02T06:17:59",
    "name": "[v3,05/22] net/mlx5: optimize modify header action memory",
    "commit_ref": null,
    "pull_url": null,
    "state": "superseded",
    "archived": true,
    "hash": "7a38ba8aa91f5e1d91811184a09cbdecb73785c0",
    "submitter": {
        "id": 1887,
        "url": "http://patches.dpdk.org/api/people/1887/?format=api",
        "name": "Suanming Mou",
        "email": "suanmingm@nvidia.com"
    },
    "delegate": {
        "id": 3268,
        "url": "http://patches.dpdk.org/api/users/3268/?format=api",
        "username": "rasland",
        "first_name": "Raslan",
        "last_name": "Darawsheh",
        "email": "rasland@nvidia.com"
    },
    "mbox": "http://patches.dpdk.org/project/dpdk/patch/20210702061816.10454-6-suanmingm@nvidia.com/mbox/",
    "series": [
        {
            "id": 17585,
            "url": "http://patches.dpdk.org/api/series/17585/?format=api",
            "web_url": "http://patches.dpdk.org/project/dpdk/list/?series=17585",
            "date": "2021-07-02T06:17:54",
            "name": "net/mlx5: insertion rate optimization",
            "version": 3,
            "mbox": "http://patches.dpdk.org/series/17585/mbox/"
        }
    ],
    "comments": "http://patches.dpdk.org/api/patches/95158/comments/",
    "check": "success",
    "checks": "http://patches.dpdk.org/api/patches/95158/checks/",
    "tags": {},
    "related": [],
    "headers": {
        "Return-Path": "<dev-bounces@dpdk.org>",
        "X-Original-To": "patchwork@inbox.dpdk.org",
        "Delivered-To": "patchwork@inbox.dpdk.org",
        "Received": [
            "from mails.dpdk.org (mails.dpdk.org [217.70.189.124])\n\tby inbox.dpdk.org (Postfix) with ESMTP id 67C87A0A0C;\n\tFri,  2 Jul 2021 08:19:16 +0200 (CEST)",
            "from [217.70.189.124] (localhost [127.0.0.1])\n\tby mails.dpdk.org (Postfix) with ESMTP id 855C041354;\n\tFri,  2 Jul 2021 08:18:45 +0200 (CEST)",
            "from NAM10-BN7-obe.outbound.protection.outlook.com\n (mail-bn7nam10on2060.outbound.protection.outlook.com [40.107.92.60])\n by mails.dpdk.org (Postfix) with ESMTP id A05DD4134F\n for <dev@dpdk.org>; Fri,  2 Jul 2021 08:18:43 +0200 (CEST)",
            "from MW4PR03CA0120.namprd03.prod.outlook.com (2603:10b6:303:b7::35)\n by BN8PR12MB3283.namprd12.prod.outlook.com (2603:10b6:408:9f::28)\n with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4287.22; Fri, 2 Jul\n 2021 06:18:42 +0000",
            "from CO1NAM11FT022.eop-nam11.prod.protection.outlook.com\n (2603:10b6:303:b7:cafe::51) by MW4PR03CA0120.outlook.office365.com\n (2603:10b6:303:b7::35) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4287.21 via Frontend\n Transport; Fri, 2 Jul 2021 06:18:40 +0000",
            "from mail.nvidia.com (216.228.112.34) by\n CO1NAM11FT022.mail.protection.outlook.com (10.13.175.199) with Microsoft SMTP\n Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384) id\n 15.20.4287.22 via Frontend Transport; Fri, 2 Jul 2021 06:18:40 +0000",
            "from nvidia.com (172.20.187.5) by HQMAIL107.nvidia.com\n (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Fri, 2 Jul\n 2021 06:18:38 +0000"
        ],
        "ARC-Seal": "i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none;\n b=H2XXgujsEzokJjktKEbJ1vm+U/EKnLg5gDmUa0n/f0ttDk3lgwhWFXpf17BCktrnyzQaPZRCYRAjigfGOD0SRJbg1a2TQE/e2znTvJ1HpknuzQgGO1S2Toqtvo1ArAfFzFnWP3IVbZj9daztUnpj8ubUOwzgd+YN7wC4lhf0XiVKPJvuzrQLTjAOCjWmmMUX2LRzlQWlKMADpphMP0O/YoPPlDznLT9j+bCE2PshF7X5fmQ+cxLBctF52U7MIY8G9ZkObulGY01nvm/KZ8jq5lG/dhPneqU21XNEXNlOMGV/tCyb/ZeMCDt7JFMEaIakirUyVuVykVXDBPphg1zw+Q==",
        "ARC-Message-Signature": "i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;\n s=arcselector9901;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=mqWksTbUuNbubtfEH5KeXNyjZFFqr65kn1RuNFMVbok=;\n b=Bag2ohPikdwPgpD/M2GEFkp4h0eMlLiaWP91WaoiAs81pRDPsJ3IL0ICt27DWt46BMgD0NaJVO0j2/zD2E01erbJv/vgSY5/qVRN/TuQe9Tg5GrdUOcRkneLtzSrpW0lOUfItSr+aizWgkPtlR/jVSDXL1QPVBcvGLVcxXNCqBLy2QJ+ySqCcch7bhcv5G8vB4+oF5r3CalMhWKATQtSV5z7E3ppCZJdBTx/CjUg/d98mAUUlwa4LuNCO1SadzLX6nyvB1LCK/PZkfakT5+I6XHVpHBS13PVxtErFGinuKx4FbhtD6gpL4vUVEOM6P/6r5vq8/YGtZvfb0woqjrqMw==",
        "ARC-Authentication-Results": "i=1; mx.microsoft.com 1; spf=pass (sender ip is\n 216.228.112.34) smtp.rcpttodomain=dpdk.org smtp.mailfrom=nvidia.com;\n dmarc=pass (p=none sp=none pct=100) action=none header.from=nvidia.com;\n dkim=none (message not signed); arc=none",
        "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com;\n s=selector2;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=mqWksTbUuNbubtfEH5KeXNyjZFFqr65kn1RuNFMVbok=;\n b=t8KYUHEsm23oPdM/Ys5RIaVMYF6e/ay4hRkhdFY1d/UX+H1fjDljRGm0SDYgIjuZ9iNBiTsiboJ4alXcTL2mSf9+04q4gccAuS/gZPyuLylKSgf9UZ+rAwxa9u1AEwsQ5QXaikRI6J2BpqRqpAkb/qyCKezAmS1WgkhUz3VpISTAm3QrNIMazXdHfYYk1AcL8cDyFxAwwzTagqitfBN/0Q/smfQIaDju+dDfv6LZQ6/dYC1VoFjQKbhAJm2scnkGnZbujTNfqzqlAoh/xHA7bv1G9QINXiFmbBljlbg3B7L/2h10VSPI3IcE0DPLLgqYRIty6kjbddHXCBujCVOB5Q==",
        "X-MS-Exchange-Authentication-Results": "spf=pass (sender IP is 216.228.112.34)\n smtp.mailfrom=nvidia.com; dpdk.org; dkim=none (message not signed)\n header.d=none;dpdk.org; dmarc=pass action=none header.from=nvidia.com;",
        "Received-SPF": "Pass (protection.outlook.com: domain of nvidia.com designates\n 216.228.112.34 as permitted sender) receiver=protection.outlook.com;\n client-ip=216.228.112.34; helo=mail.nvidia.com;",
        "From": "Suanming Mou <suanmingm@nvidia.com>",
        "To": "<viacheslavo@nvidia.com>, <matan@nvidia.com>",
        "CC": "<rasland@nvidia.com>, <orika@nvidia.com>, <dev@dpdk.org>",
        "Date": "Fri, 2 Jul 2021 09:17:59 +0300",
        "Message-ID": "<20210702061816.10454-6-suanmingm@nvidia.com>",
        "X-Mailer": "git-send-email 2.18.1",
        "In-Reply-To": "<20210702061816.10454-1-suanmingm@nvidia.com>",
        "References": "<20210527093403.1153127-1-suanmingm@nvidia.com>\n <20210702061816.10454-1-suanmingm@nvidia.com>",
        "MIME-Version": "1.0",
        "Content-Type": "text/plain",
        "X-Originating-IP": "[172.20.187.5]",
        "X-ClientProxiedBy": "HQMAIL107.nvidia.com (172.20.187.13) To\n HQMAIL107.nvidia.com (172.20.187.13)",
        "X-EOPAttributedMessage": "0",
        "X-MS-PublicTrafficType": "Email",
        "X-MS-Office365-Filtering-Correlation-Id": "35c1ebae-07c6-4ea3-7365-08d93d213c5b",
        "X-MS-TrafficTypeDiagnostic": "BN8PR12MB3283:",
        "X-Microsoft-Antispam-PRVS": "\n <BN8PR12MB32837D12DF22480B3FBBC4FDC11F9@BN8PR12MB3283.namprd12.prod.outlook.com>",
        "X-MS-Oob-TLC-OOBClassifiers": "OLM:7691;",
        "X-MS-Exchange-SenderADCheck": "1",
        "X-Microsoft-Antispam": "BCL:0;",
        "X-Microsoft-Antispam-Message-Info": "\n hB2QCRyOJjR60/EtKFgi0YORbpJtubFQ78rSERBr4y7FKokDcg04xZ2D8VlJbWyTHnWsnVATt6RAEA/MhY7xdAhMThRrIRPieqkg6KcId2ijvDCCAZOWwUnBDYb6XLTK3yrvvU/4ffiklsQdPlQiKs4pW3KT0uFxvfBgVLqyzV6frpA2BI5n9VMM32VvMd3nK7QcayawtX1U3BiJ8pqQlwE0SR3LHjkDYs4yL3oeDJu+OkjHOWRG5bQLvMumQP9RPw2+CAYhvMgeOLasmxhR/4Hp629TBClQuGEJbXK6Tlpjtpfhiu9PrBXuJO+VAdwR+IhsCcxgPVKccS0SxOZGbjDM/aeRzDzusZ2z+zTaud+BDBWu1OeB2FtHo1ZurmwL3xKw0JD6FGYZCph+tzv94jXvtyyzWQfyceZ0ZzjbuoJQhUcXRlCYBqEdxK6gC6BEsVMB1iT0DuFYLuYypQiOLCQOpQmou6ZxFCbgVzekszbGUa2qHM2x+AFy0Q5spUplcYG97CgheTGDiw6Ge/j2wT1s7nl8J5n196y1GmxRVRnjueoR0drdTd6prqcwOHQO2z1lcCfXYb5WNIU2SOhJBWfMbfnuZ2kQGJfOzJhmV+bxk2Kl96ql7wNi5ucwCm3h3vB3yTeS8urvodSXoLos8krnMYtI9jxWWKwBB9bl+WDTJ12AgOhaCh8aaSv16Pzi9GHrSowlGs7SBB3Jp9bT9Q==",
        "X-Forefront-Antispam-Report": "CIP:216.228.112.34; CTRY:US; LANG:en; SCL:1;\n SRV:;\n IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:schybrid03.nvidia.com; CAT:NONE;\n SFS:(4636009)(39860400002)(396003)(136003)(376002)(346002)(36840700001)(46966006)(26005)(186003)(316002)(8936002)(70206006)(86362001)(5660300002)(70586007)(478600001)(16526019)(6666004)(6636002)(36860700001)(8676002)(2906002)(110136005)(82740400003)(7636003)(55016002)(54906003)(82310400003)(47076005)(6286002)(4326008)(2616005)(1076003)(336012)(36906005)(426003)(7696005)(36756003)(356005)(83380400001);\n DIR:OUT; SFP:1101;",
        "X-OriginatorOrg": "Nvidia.com",
        "X-MS-Exchange-CrossTenant-OriginalArrivalTime": "02 Jul 2021 06:18:40.4357 (UTC)",
        "X-MS-Exchange-CrossTenant-Network-Message-Id": "\n 35c1ebae-07c6-4ea3-7365-08d93d213c5b",
        "X-MS-Exchange-CrossTenant-Id": "43083d15-7273-40c1-b7db-39efd9ccc17a",
        "X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp": "\n TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.112.34];\n Helo=[mail.nvidia.com]",
        "X-MS-Exchange-CrossTenant-AuthSource": "\n CO1NAM11FT022.eop-nam11.prod.protection.outlook.com",
        "X-MS-Exchange-CrossTenant-AuthAs": "Anonymous",
        "X-MS-Exchange-CrossTenant-FromEntityHeader": "HybridOnPrem",
        "X-MS-Exchange-Transport-CrossTenantHeadersStamped": "BN8PR12MB3283",
        "Subject": "[dpdk-dev] [PATCH v3 05/22] net/mlx5: optimize modify header action\n memory",
        "X-BeenThere": "dev@dpdk.org",
        "X-Mailman-Version": "2.1.29",
        "Precedence": "list",
        "List-Id": "DPDK patches and discussions <dev.dpdk.org>",
        "List-Unsubscribe": "<https://mails.dpdk.org/options/dev>,\n <mailto:dev-request@dpdk.org?subject=unsubscribe>",
        "List-Archive": "<http://mails.dpdk.org/archives/dev/>",
        "List-Post": "<mailto:dev@dpdk.org>",
        "List-Help": "<mailto:dev-request@dpdk.org?subject=help>",
        "List-Subscribe": "<https://mails.dpdk.org/listinfo/dev>,\n <mailto:dev-request@dpdk.org?subject=subscribe>",
        "Errors-To": "dev-bounces@dpdk.org",
        "Sender": "\"dev\" <dev-bounces@dpdk.org>"
    },
    "content": "From: Matan Azrad <matan@nvidia.com>\n\nDefine the types of the modify header action fields to be with the\nminimum size needed for the optional values range.\n\nSigned-off-by: Matan Azrad <matan@nvidia.com>\nAcked-by: Suanming Mou <suanmingm@nvidia.com>\n---\n drivers/common/mlx5/linux/mlx5_glue.h |  1 +\n drivers/net/mlx5/linux/mlx5_flow_os.h |  3 ++-\n drivers/net/mlx5/mlx5_flow.h          |  6 +++---\n drivers/net/mlx5/mlx5_flow_dv.c       | 13 ++++++-------\n 4 files changed, 12 insertions(+), 11 deletions(-)",
    "diff": "diff --git a/drivers/common/mlx5/linux/mlx5_glue.h b/drivers/common/mlx5/linux/mlx5_glue.h\nindex 840d8cf57f..a186ee577f 100644\n--- a/drivers/common/mlx5/linux/mlx5_glue.h\n+++ b/drivers/common/mlx5/linux/mlx5_glue.h\n@@ -78,6 +78,7 @@ struct mlx5dv_devx_async_cmd_hdr;\n enum  mlx5dv_dr_domain_type { unused, };\n struct mlx5dv_dr_domain;\n struct mlx5dv_dr_action;\n+#define MLX5DV_DR_ACTION_FLAGS_ROOT_LEVEL 1\n #endif\n \n #ifndef HAVE_MLX5DV_DR_DEVX_PORT\ndiff --git a/drivers/net/mlx5/linux/mlx5_flow_os.h b/drivers/net/mlx5/linux/mlx5_flow_os.h\nindex cee685015b..1926d26410 100644\n--- a/drivers/net/mlx5/linux/mlx5_flow_os.h\n+++ b/drivers/net/mlx5/linux/mlx5_flow_os.h\n@@ -225,7 +225,8 @@ mlx5_flow_os_create_flow_action_modify_header(void *ctx, void *domain,\n \t\t\t(struct mlx5_flow_dv_modify_hdr_resource *)resource;\n \n \t*action = mlx5_glue->dv_create_flow_action_modify_header\n-\t\t\t\t\t(ctx, res->ft_type, domain, res->flags,\n+\t\t\t\t\t(ctx, res->ft_type, domain, res->root ?\n+\t\t\t\t\t MLX5DV_DR_ACTION_FLAGS_ROOT_LEVEL : 0,\n \t\t\t\t\t actions_len, (uint64_t *)res->actions);\n \treturn (*action) ? 0 : -1;\n }\ndiff --git a/drivers/net/mlx5/mlx5_flow.h b/drivers/net/mlx5/mlx5_flow.h\nindex d9b6acaafd..81c95e0beb 100644\n--- a/drivers/net/mlx5/mlx5_flow.h\n+++ b/drivers/net/mlx5/mlx5_flow.h\n@@ -523,11 +523,11 @@ struct mlx5_flow_dv_modify_hdr_resource {\n \tvoid *action; /**< Modify header action object. */\n \t/* Key area for hash list matching: */\n \tuint8_t ft_type; /**< Flow table type, Rx or Tx. */\n-\tuint32_t actions_num; /**< Number of modification actions. */\n-\tuint64_t flags; /**< Flags for RDMA API. */\n+\tuint8_t actions_num; /**< Number of modification actions. */\n+\tbool root; /**< Whether action is in root table. */\n \tstruct mlx5_modification_cmd actions[];\n \t/**< Modification actions. */\n-};\n+} __rte_packed;\n \n /* Modify resource key of the hash organization. */\n union mlx5_flow_modify_hdr_key {\ndiff --git a/drivers/net/mlx5/mlx5_flow_dv.c b/drivers/net/mlx5/mlx5_flow_dv.c\nindex e898c571da..a7c1cf05da 100644\n--- a/drivers/net/mlx5/mlx5_flow_dv.c\n+++ b/drivers/net/mlx5/mlx5_flow_dv.c\n@@ -5000,21 +5000,21 @@ flow_dv_validate_action_port_id(struct rte_eth_dev *dev,\n  *\n  * @param dev\n  *   Pointer to rte_eth_dev structure.\n- * @param flags\n- *   Flags bits to check if root level.\n+ * @param root\n+ *   Whether action is on root table.\n  *\n  * @return\n  *   Max number of modify header actions device can support.\n  */\n static inline unsigned int\n flow_dv_modify_hdr_action_max(struct rte_eth_dev *dev __rte_unused,\n-\t\t\t      uint64_t flags)\n+\t\t\t      bool root)\n {\n \t/*\n \t * There's no way to directly query the max capacity from FW.\n \t * The maximal value on root table should be assumed to be supported.\n \t */\n-\tif (!(flags & MLX5DV_DR_ACTION_FLAGS_ROOT_LEVEL))\n+\tif (!root)\n \t\treturn MLX5_MAX_MODIFY_NUM;\n \telse\n \t\treturn MLX5_ROOT_TBL_MODIFY_NUM;\n@@ -5582,10 +5582,9 @@ flow_dv_modify_hdr_resource_register\n \t};\n \tuint64_t key64;\n \n-\tresource->flags = dev_flow->dv.group ? 0 :\n-\t\t\t  MLX5DV_DR_ACTION_FLAGS_ROOT_LEVEL;\n+\tresource->root = !dev_flow->dv.group;\n \tif (resource->actions_num > flow_dv_modify_hdr_action_max(dev,\n-\t\t\t\t    resource->flags))\n+\t\t\t\t\t\t\t\tresource->root))\n \t\treturn rte_flow_error_set(error, EOVERFLOW,\n \t\t\t\t\t  RTE_FLOW_ERROR_TYPE_ACTION, NULL,\n \t\t\t\t\t  \"too many modify header items\");\n",
    "prefixes": [
        "v3",
        "05/22"
    ]
}