Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/93542/?format=api
{ "id": 93542, "url": "http://patches.dpdk.org/api/patches/93542/?format=api", "web_url": "http://patches.dpdk.org/project/dpdk/patch/20210528132524.32451-1-jiaweiw@nvidia.com/", "project": { "id": 1, "url": "http://patches.dpdk.org/api/projects/1/?format=api", "name": "DPDK", "link_name": "dpdk", "list_id": "dev.dpdk.org", "list_email": "dev@dpdk.org", "web_url": "http://core.dpdk.org", "scm_url": "git://dpdk.org/dpdk", "webscm_url": "http://git.dpdk.org/dpdk", "list_archive_url": "https://inbox.dpdk.org/dev", "list_archive_url_format": "https://inbox.dpdk.org/dev/{}", "commit_url_format": "" }, "msgid": "<20210528132524.32451-1-jiaweiw@nvidia.com>", "list_archive_url": "https://inbox.dpdk.org/dev/20210528132524.32451-1-jiaweiw@nvidia.com", "date": "2021-05-28T13:25:23", "name": "[1/2] common/mlx5: add glue function for duplicate rule ability", "commit_ref": null, "pull_url": null, "state": "superseded", "archived": true, "hash": "3bea41c9e082ebc96171e71851da443128dd44cb", "submitter": { "id": 1939, "url": "http://patches.dpdk.org/api/people/1939/?format=api", "name": "Jiawei Wang", "email": "jiaweiw@nvidia.com" }, "delegate": { "id": 3268, "url": "http://patches.dpdk.org/api/users/3268/?format=api", "username": "rasland", "first_name": "Raslan", "last_name": "Darawsheh", "email": "rasland@nvidia.com" }, "mbox": "http://patches.dpdk.org/project/dpdk/patch/20210528132524.32451-1-jiaweiw@nvidia.com/mbox/", "series": [ { "id": 17157, "url": "http://patches.dpdk.org/api/series/17157/?format=api", "web_url": "http://patches.dpdk.org/project/dpdk/list/?series=17157", "date": "2021-05-28T13:25:23", "name": "[1/2] common/mlx5: add glue function for duplicate rule ability", "version": 1, "mbox": "http://patches.dpdk.org/series/17157/mbox/" } ], "comments": "http://patches.dpdk.org/api/patches/93542/comments/", "check": "success", "checks": "http://patches.dpdk.org/api/patches/93542/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<dev-bounces@dpdk.org>", "X-Original-To": "patchwork@inbox.dpdk.org", "Delivered-To": "patchwork@inbox.dpdk.org", "Received": [ "from mails.dpdk.org (mails.dpdk.org [217.70.189.124])\n\tby inbox.dpdk.org (Postfix) with ESMTP id C08E8A0547;\n\tFri, 28 May 2021 15:25:48 +0200 (CEST)", "from [217.70.189.124] (localhost [127.0.0.1])\n\tby mails.dpdk.org (Postfix) with ESMTP id 4C18B40143;\n\tFri, 28 May 2021 15:25:48 +0200 (CEST)", "from NAM12-DM6-obe.outbound.protection.outlook.com\n (mail-dm6nam12on2067.outbound.protection.outlook.com [40.107.243.67])\n by mails.dpdk.org (Postfix) with ESMTP id A6EC440040\n for <dev@dpdk.org>; Fri, 28 May 2021 15:25:46 +0200 (CEST)", "from DS7PR05CA0025.namprd05.prod.outlook.com (2603:10b6:5:3b9::30)\n by BL0PR12MB5506.namprd12.prod.outlook.com (2603:10b6:208:1cb::22) with\n Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4173.20; Fri, 28 May\n 2021 13:25:45 +0000", "from DM6NAM11FT048.eop-nam11.prod.protection.outlook.com\n (2603:10b6:5:3b9:cafe::4c) by DS7PR05CA0025.outlook.office365.com\n (2603:10b6:5:3b9::30) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4195.9 via Frontend\n Transport; Fri, 28 May 2021 13:25:45 +0000", "from mail.nvidia.com (216.228.112.34) by\n DM6NAM11FT048.mail.protection.outlook.com (10.13.173.114) with Microsoft SMTP\n Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384) id\n 15.20.4150.30 via Frontend Transport; Fri, 28 May 2021 13:25:45 +0000", "from nvidia.com (172.20.145.6) by HQMAIL107.nvidia.com\n (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Fri, 28 May\n 2021 13:25:42 +0000" ], "ARC-Seal": "i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none;\n b=n/ywNa4M76irjrYKjJeb+V+HieebYJ9CnktdH1HtOEyUqBLQzrkRpvqg/vCtEVW2BpO+jrwCviDPir6Q6uIFoYAwtJDJpXUlxAwdiV/V8J92kL0DyybuVx4WTWBu4oU4CJUozOx9VyD79ec3b46tUzM+hfs1Rj+xCHGl7qSwvCNVUr5Gm42VsC9HN14cPIszx3xURRwaXhNH28i6M+dVkjAZBc6lvAZ+02CH/2AMhLAC5F8GVwEK5YONTFV97q1yNPRngnpbcMHz2C5iWEy9tMqccGV63UDUAGQ5hbKTOZCxQ0Pl7dzSPPocJLx+KwhnkQcWINPacIXVIYc5Lnk5Hw==", "ARC-Message-Signature": "i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;\n s=arcselector9901;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=ICcPumPgkVtJEUmVunaJfbNPhRMjW4td/PplZO2mkZA=;\n b=iFUIiBzQMOQorfhPRpaLRpYV2hRKJjsyOF54Am9Ck8qGsDEnX0b5hxw/N7kAG0GOAAFLa98zmHFs3NP4TlymITqc0tENWJMfCHcdvISe2PLQU6hBbkAY4L1Q0rlmgGwWWaF+HkyeRCoGXWMKeXC5GLhpcKArj5l+vBwWdig4yzfErzFXhTgBOg6Bgy84NV5UtTRLdek1EpTWIXmyaPody/wGaJ2VK1A+ByJUc/dXw/mUTdvzsCp6VrtT1NKDX70k8QpQ0IDdKETMDky1GVVWVtYZTqe3FLpfMNVANBzdOSE8fyBNIDT1bNdTmjQ9CLVmoPP36upYJ+XgeCXKHy7grw==", "ARC-Authentication-Results": "i=1; mx.microsoft.com 1; spf=pass (sender ip is\n 216.228.112.34) smtp.rcpttodomain=dpdk.org smtp.mailfrom=nvidia.com;\n dmarc=pass (p=none sp=none pct=100) action=none header.from=nvidia.com;\n dkim=none (message not signed); arc=none", "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com;\n s=selector2;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=ICcPumPgkVtJEUmVunaJfbNPhRMjW4td/PplZO2mkZA=;\n b=N9uPbikQ9T3kR+qNx8BeRgJBD0+vOoi8ubptYea3jH0zqem12t9GburLto63G0K0MRgC6L1eTtxqA/5XN8XmCy1rgittjOTB9H9tgt9nIItLufVnO+3qjGr0pXV62TRs2y3547bGFJKHNevguk3NzWrWpl063/4H6W9hroXyuWGxmmnZ7LjhSZjXMkqrUm/AgCQL6Oz/9jrdvkSXdbE8dHIQMEvPEQnnF2vnps0zDuYPBFyIgU3LcJST1gxm/KBwuSHSZyFAHsdwf4RQxSi+378BaYBc+PWdpr7NyZ24n0g3bmKBkUoss2VtpZYkAKmio+RBMvsdOItPiZJoyShQOg==", "X-MS-Exchange-Authentication-Results": "spf=pass (sender IP is 216.228.112.34)\n smtp.mailfrom=nvidia.com; dpdk.org; dkim=none (message not signed)\n header.d=none;dpdk.org; dmarc=pass action=none header.from=nvidia.com;", "Received-SPF": "Pass (protection.outlook.com: domain of nvidia.com designates\n 216.228.112.34 as permitted sender) receiver=protection.outlook.com;\n client-ip=216.228.112.34; helo=mail.nvidia.com;", "From": "Jiawei Wang <jiaweiw@nvidia.com>", "To": "<matan@nvidia.com>, <viacheslavo@nvidia.com>, <orika@nvidia.com>,\n <thomas@monjalon.net>, Shahaf Shuler <shahafs@nvidia.com>", "CC": "<dev@dpdk.org>, <rasland@nvidia.com>", "Date": "Fri, 28 May 2021 16:25:23 +0300", "Message-ID": "<20210528132524.32451-1-jiaweiw@nvidia.com>", "X-Mailer": "git-send-email 2.18.1", "MIME-Version": "1.0", "Content-Type": "text/plain", "X-Originating-IP": "[172.20.145.6]", "X-ClientProxiedBy": "HQMAIL101.nvidia.com (172.20.187.10) To\n HQMAIL107.nvidia.com (172.20.187.13)", "X-EOPAttributedMessage": "0", "X-MS-PublicTrafficType": "Email", "X-MS-Office365-Filtering-Correlation-Id": "054df0e9-c43a-477c-fdb0-08d921dc195a", "X-MS-TrafficTypeDiagnostic": "BL0PR12MB5506:", "X-LD-Processed": "43083d15-7273-40c1-b7db-39efd9ccc17a,ExtAddr", "X-Microsoft-Antispam-PRVS": "\n <BL0PR12MB550681858A3BC5FE41D20150C6229@BL0PR12MB5506.namprd12.prod.outlook.com>", "X-MS-Oob-TLC-OOBClassifiers": "OLM:308;", "X-MS-Exchange-SenderADCheck": "1", "X-Microsoft-Antispam": "BCL:0;", "X-Microsoft-Antispam-Message-Info": "\n Grp2uMVQhv/wYIHYcH1na0Cv3Y9eurMvBKrifrwhsnalImuzq0C5laVTrh9u3VAtwMgpIc3718pHhqV7iwT8/D/S9OQiPZ1BX/Cpi6tZkOtolYYyNj53yc4Tc4AKJ1hgZ2x8HvAwqfARTqP5AbsOkYvtZkr74vta/n4qoZRwUqEqWHKkiU9WRuvCtDClTqEAl72ePvGizReEZA+SmKZMBgMbI7gc+ivToV9Wd8UtR9+arCzwvGxJNHoSdLYaouN+8RHA7LlRpkSSospHYz0IxpMQGZQXm4Nps1z10D0eTqGjQruD37Wur5CKciD3g27XM/4DRySi31o7J3YGipaMEJ3ZJVRVR20m8C5YoAbjtrKFewCH8/VGsMwjZ5C8I/PmJsv4w7pKW3iQjsdvx/UMATKOLLzsUb0+E5bZjWUcPzVidAjWxW9+k8LUvGc5+/Fk6IRcc66296fVIx5hgNdkD/fmV18oVS2KgnuLOpkOzNhh7S9vL2lMyPcDMDp+zTOjj3OzHKfS4/n86Tbg7RwiCrYU4hlmgxnSMi6hFDTIyH1AHOq9nLpIhvEp0B53VPa+RVjI4b6N7tqol++b2/vZj7wAEhzNW7IKCamE6l1SuK9PURft6S9PEyCpbG0kN76X8K2JbA05IcgJZhNQZaKWBkBy7T45e+g2d5TfxmajeXg=", "X-Forefront-Antispam-Report": "CIP:216.228.112.34; CTRY:US; LANG:en; SCL:1;\n SRV:;\n IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:schybrid03.nvidia.com; CAT:NONE;\n SFS:(4636009)(396003)(39860400002)(136003)(346002)(376002)(36840700001)(46966006)(6286002)(26005)(107886003)(1076003)(82310400003)(8676002)(8936002)(86362001)(7696005)(16526019)(186003)(2616005)(83380400001)(70206006)(70586007)(4326008)(5660300002)(336012)(426003)(356005)(47076005)(36860700001)(6636002)(7636003)(82740400003)(36906005)(110136005)(316002)(54906003)(478600001)(55016002)(6666004)(36756003)(2906002);\n DIR:OUT; SFP:1101;", "X-OriginatorOrg": "Nvidia.com", "X-MS-Exchange-CrossTenant-OriginalArrivalTime": "28 May 2021 13:25:45.0061 (UTC)", "X-MS-Exchange-CrossTenant-Network-Message-Id": "\n 054df0e9-c43a-477c-fdb0-08d921dc195a", "X-MS-Exchange-CrossTenant-Id": "43083d15-7273-40c1-b7db-39efd9ccc17a", "X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp": "\n TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.112.34];\n Helo=[mail.nvidia.com]", "X-MS-Exchange-CrossTenant-AuthSource": "\n DM6NAM11FT048.eop-nam11.prod.protection.outlook.com", "X-MS-Exchange-CrossTenant-AuthAs": "Anonymous", "X-MS-Exchange-CrossTenant-FromEntityHeader": "HybridOnPrem", "X-MS-Exchange-Transport-CrossTenantHeadersStamped": "BL0PR12MB5506", "Subject": "[dpdk-dev] [PATCH 1/2] common/mlx5: add glue function for duplicate\n rule ability", "X-BeenThere": "dev@dpdk.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "DPDK patches and discussions <dev.dpdk.org>", "List-Unsubscribe": "<https://mails.dpdk.org/options/dev>,\n <mailto:dev-request@dpdk.org?subject=unsubscribe>", "List-Archive": "<http://mails.dpdk.org/archives/dev/>", "List-Post": "<mailto:dev@dpdk.org>", "List-Help": "<mailto:dev-request@dpdk.org?subject=help>", "List-Subscribe": "<https://mails.dpdk.org/listinfo/dev>,\n <mailto:dev-request@dpdk.org?subject=subscribe>", "Errors-To": "dev-bounces@dpdk.org", "Sender": "\"dev\" <dev-bounces@dpdk.org>" }, "content": "Add glue function to update the duplicate rule allow/disallow\nthrough rdma-core DV API.\n\nSigned-off-by: Jiawei Wang <jiaweiw@nvidia.com>\n---\n drivers/common/mlx5/linux/meson.build | 2 ++\n drivers/common/mlx5/linux/mlx5_glue.c | 12 ++++++++++++\n drivers/common/mlx5/linux/mlx5_glue.h | 1 +\n 3 files changed, 15 insertions(+)", "diff": "diff --git a/drivers/common/mlx5/linux/meson.build b/drivers/common/mlx5/linux/meson.build\nindex 007834a49b..c0bfab1f33 100644\n--- a/drivers/common/mlx5/linux/meson.build\n+++ b/drivers/common/mlx5/linux/meson.build\n@@ -191,6 +191,8 @@ has_sym_args = [\n 'mlx5dv_dump_dr_rule' ],\n [ 'HAVE_MLX5_DR_ACTION_ASO_CT', 'infiniband/mlx5dv.h',\n 'MLX5DV_DR_ACTION_FLAGS_ASO_CT_DIRECTION_INITIATOR' ],\n+ \t[ 'HAVE_MLX5_DR_ALLOW_DUPLICATE', 'infiniband/mlx5dv.h',\n+ \t'mlx5dv_dr_domain_allow_duplicate_rules' ],\n ]\n config = configuration_data()\n foreach arg:has_sym_args\ndiff --git a/drivers/common/mlx5/linux/mlx5_glue.c b/drivers/common/mlx5/linux/mlx5_glue.c\nindex d3bd645a5b..145cf83fd9 100644\n--- a/drivers/common/mlx5/linux/mlx5_glue.c\n+++ b/drivers/common/mlx5/linux/mlx5_glue.c\n@@ -1321,6 +1321,17 @@ mlx5_glue_dv_alloc_pp(struct ibv_context *context,\n #endif\n }\n \n+static void\n+mlx5_glue_dr_allow_duplicate_rules(void *domain, uint32_t allow)\n+{\n+#ifdef HAVE_MLX5_DR_ALLOW_DUPLICATE\n+\tmlx5dv_dr_domain_allow_duplicate_rules(domain, allow);\n+#else\n+\t(void)(allow);\n+\t(void)(domain);\n+#endif\n+}\n+\n static void\n mlx5_glue_dv_free_pp(struct mlx5dv_pp *pp)\n {\n@@ -1441,6 +1452,7 @@ const struct mlx5_glue *mlx5_glue = &(const struct mlx5_glue) {\n \t\tmlx5_glue_dr_create_flow_action_sampler,\n \t.dr_create_flow_action_dest_array =\n \t\tmlx5_glue_dr_action_create_dest_array,\n+\t.dr_allow_duplicate_rules = mlx5_glue_dr_allow_duplicate_rules,\n \t.devx_query_eqn = mlx5_glue_devx_query_eqn,\n \t.devx_create_event_channel = mlx5_glue_devx_create_event_channel,\n \t.devx_destroy_event_channel = mlx5_glue_devx_destroy_event_channel,\ndiff --git a/drivers/common/mlx5/linux/mlx5_glue.h b/drivers/common/mlx5/linux/mlx5_glue.h\nindex 97462e9ab8..56246bca18 100644\n--- a/drivers/common/mlx5/linux/mlx5_glue.h\n+++ b/drivers/common/mlx5/linux/mlx5_glue.h\n@@ -336,6 +336,7 @@ struct mlx5_glue {\n \t\t\t struct mlx5dv_devx_async_event_hdr *event_data,\n \t\t\t size_t event_resp_len);\n \tvoid (*dr_reclaim_domain_memory)(void *domain, uint32_t enable);\n+\tvoid (*dr_allow_duplicate_rules)(void *domain, uint32_t allow);\n \tstruct mlx5dv_pp *(*dv_alloc_pp)(struct ibv_context *context,\n \t\t\t\t\t size_t pp_context_sz,\n \t\t\t\t\t const void *pp_context,\n", "prefixes": [ "1/2" ] }