get:
Show a patch.

patch:
Update a patch.

put:
Update a patch.

GET /api/patches/92746/?format=api
HTTP 200 OK
Allow: GET, PUT, PATCH, HEAD, OPTIONS
Content-Type: application/json
Vary: Accept

{
    "id": 92746,
    "url": "http://patches.dpdk.org/api/patches/92746/?format=api",
    "web_url": "http://patches.dpdk.org/project/dpdk/patch/20210504175500.3385811-3-matan@nvidia.com/",
    "project": {
        "id": 1,
        "url": "http://patches.dpdk.org/api/projects/1/?format=api",
        "name": "DPDK",
        "link_name": "dpdk",
        "list_id": "dev.dpdk.org",
        "list_email": "dev@dpdk.org",
        "web_url": "http://core.dpdk.org",
        "scm_url": "git://dpdk.org/dpdk",
        "webscm_url": "http://git.dpdk.org/dpdk",
        "list_archive_url": "https://inbox.dpdk.org/dev",
        "list_archive_url_format": "https://inbox.dpdk.org/dev/{}",
        "commit_url_format": ""
    },
    "msgid": "<20210504175500.3385811-3-matan@nvidia.com>",
    "list_archive_url": "https://inbox.dpdk.org/dev/20210504175500.3385811-3-matan@nvidia.com",
    "date": "2021-05-04T17:54:47",
    "name": "[v3,02/15] common/mlx5: update GENEVE TLV OPT obj name",
    "commit_ref": null,
    "pull_url": null,
    "state": "accepted",
    "archived": true,
    "hash": "5feb0c2a27bfe6da88527d9273eaa5b43ee4cd3a",
    "submitter": {
        "id": 1911,
        "url": "http://patches.dpdk.org/api/people/1911/?format=api",
        "name": "Matan Azrad",
        "email": "matan@nvidia.com"
    },
    "delegate": {
        "id": 1,
        "url": "http://patches.dpdk.org/api/users/1/?format=api",
        "username": "tmonjalo",
        "first_name": "Thomas",
        "last_name": "Monjalon",
        "email": "thomas@monjalon.net"
    },
    "mbox": "http://patches.dpdk.org/project/dpdk/patch/20210504175500.3385811-3-matan@nvidia.com/mbox/",
    "series": [
        {
            "id": 16811,
            "url": "http://patches.dpdk.org/api/series/16811/?format=api",
            "web_url": "http://patches.dpdk.org/project/dpdk/list/?series=16811",
            "date": "2021-05-04T17:54:45",
            "name": "mlx5 common part for crypto driver",
            "version": 3,
            "mbox": "http://patches.dpdk.org/series/16811/mbox/"
        }
    ],
    "comments": "http://patches.dpdk.org/api/patches/92746/comments/",
    "check": "success",
    "checks": "http://patches.dpdk.org/api/patches/92746/checks/",
    "tags": {},
    "related": [],
    "headers": {
        "Return-Path": "<dev-bounces@dpdk.org>",
        "X-Original-To": "patchwork@inbox.dpdk.org",
        "Delivered-To": "patchwork@inbox.dpdk.org",
        "Received": [
            "from mails.dpdk.org (mails.dpdk.org [217.70.189.124])\n\tby inbox.dpdk.org (Postfix) with ESMTP id 16B94A0A02;\n\tTue,  4 May 2021 19:55:46 +0200 (CEST)",
            "from [217.70.189.124] (localhost [127.0.0.1])\n\tby mails.dpdk.org (Postfix) with ESMTP id F1B00410F2;\n\tTue,  4 May 2021 19:55:45 +0200 (CEST)",
            "from NAM11-BN8-obe.outbound.protection.outlook.com\n (mail-bn8nam11on2056.outbound.protection.outlook.com [40.107.236.56])\n by mails.dpdk.org (Postfix) with ESMTP id 0CB1C410E5\n for <dev@dpdk.org>; Tue,  4 May 2021 19:55:44 +0200 (CEST)",
            "from DM6PR11CA0070.namprd11.prod.outlook.com (2603:10b6:5:14c::47)\n by BN9PR12MB5131.namprd12.prod.outlook.com (2603:10b6:408:118::19) with\n Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4087.40; Tue, 4 May\n 2021 17:55:43 +0000",
            "from DM6NAM11FT018.eop-nam11.prod.protection.outlook.com\n (2603:10b6:5:14c:cafe::d9) by DM6PR11CA0070.outlook.office365.com\n (2603:10b6:5:14c::47) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4108.25 via Frontend\n Transport; Tue, 4 May 2021 17:55:42 +0000",
            "from mail.nvidia.com (216.228.112.34) by\n DM6NAM11FT018.mail.protection.outlook.com (10.13.172.110) with Microsoft SMTP\n Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384) id\n 15.20.4087.27 via Frontend Transport; Tue, 4 May 2021 17:55:42 +0000",
            "from nvidia.com (172.20.145.6) by HQMAIL107.nvidia.com\n (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Tue, 4 May\n 2021 17:55:40 +0000"
        ],
        "ARC-Seal": "i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none;\n b=eK2W45JhTHiHuQrCK4knVUKWhW0gOCJwSdZ4rXAp/K4X2qeF45NzMfvVH+yYUBTBxjgEFKzkZNIwuzb5rxDvNNbmPU4+J83oOOF+xDzqNm5wQ2kcvlIBKtyD6ZHoFBUItK7E1E4V9Rb8fiw3qSl3/J9fCULMv9NAlwJIBKdovzQFme14HQgP3eiOCKlQRrattdfYZfnf5PrkK0k1XOdKpXpnsp3UthFtfJtvizHelEGXnXKL3RFwRmlShmKl+Xyrd00VlI4gRynr7uKzE/AbFR65c33Wtwj8b6LEEqKTDH9Pok0ThRdVOQ1zUFqdzXnJAQV8YWqvP6PCccp+dOhQNw==",
        "ARC-Message-Signature": "i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;\n s=arcselector9901;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=ADxW5wqMZL908x9yQehOjoYXJwojfY1Bv4Q+oMlRJ8E=;\n b=WcOhVNLzx4BGqFoVpFkDvqLHPkcECgQBugKaS/tNNji2njwztkDjao/4WNBP8UStaDJX7xNyTk1eR7v+WE1VTrGirAR4wv9aoUPrNkUllk54VQOTHO/Qrq6SFcNPn4Jw3XTtyRLgacQ6HLetMcnNH8xfuVgWi7vnvq4Fzgy7zMetrKE0GVLhp2EhS6qeXV5qfPdWhzKDU5sr7OH2jQOf80fHOD4om6FAwBkLdcq2hdS0T8hYBBEgBPSPSNRM89OBJQqaqlYQVioYRr1kavfI93EpCoqOnWWS4mDP1Q+KurkedUmLxKOLOFftpdAoUjRNiQRhFybuo9Y361nlIj34Kg==",
        "ARC-Authentication-Results": "i=1; mx.microsoft.com 1; spf=pass (sender ip is\n 216.228.112.34) smtp.rcpttodomain=monjalon.net smtp.mailfrom=nvidia.com;\n dmarc=pass (p=none sp=none pct=100) action=none header.from=nvidia.com;\n dkim=none (message not signed); arc=none",
        "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com;\n s=selector2;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=ADxW5wqMZL908x9yQehOjoYXJwojfY1Bv4Q+oMlRJ8E=;\n b=dXpFfxNgd3XGb4VCmJxm1217w01krhCmDeIAlIwd9a/ivk8pQ1olUbVR620RhFf9A9P7DVEkhIUt8XsG8gVt6JPMNaoJxai7p0muK+zF3p+/xgWV9U5MMtGWmEDIHTfrJhdUKbV2oWrbygvamtsAebVMNz0qZaW22MTItUGD4ns1UnB9fALWLUJdiUuTulyFxkQ6PiUK1QRTM7PGWMdVs0/FKrc3aqm5kJtQUcbHnlHu3eGGqGXPuazD9wb9LrFNyienpNWkAhVT5m7qjvb8zfXwl8XlaBQb0oLdQJga4aCLmvJL8KtT1253kDhgMja5PYBxDqrc3NrJFqdEhGFrtg==",
        "X-MS-Exchange-Authentication-Results": "spf=pass (sender IP is 216.228.112.34)\n smtp.mailfrom=nvidia.com; monjalon.net; dkim=none (message not signed)\n header.d=none;monjalon.net; dmarc=pass action=none header.from=nvidia.com;",
        "Received-SPF": "Pass (protection.outlook.com: domain of nvidia.com designates\n 216.228.112.34 as permitted sender) receiver=protection.outlook.com;\n client-ip=216.228.112.34; helo=mail.nvidia.com;",
        "From": "Matan Azrad <matan@nvidia.com>",
        "To": "<dev@dpdk.org>",
        "CC": "<matan@nvidia.com>, <gakhil@marvell.com>, <suanmingm@nvidia.com>, \"Thomas\n Monjalon\" <thomas@monjalon.net>, Dekel Peled <dekelp@nvidia.com>",
        "Date": "Tue, 4 May 2021 20:54:47 +0300",
        "Message-ID": "<20210504175500.3385811-3-matan@nvidia.com>",
        "X-Mailer": "git-send-email 2.25.1",
        "In-Reply-To": "<20210504175500.3385811-1-matan@nvidia.com>",
        "References": "<20210429154335.2820028-1-matan@nvidia.com>\n <20210504175500.3385811-1-matan@nvidia.com>",
        "MIME-Version": "1.0",
        "Content-Transfer-Encoding": "8bit",
        "Content-Type": "text/plain",
        "X-Originating-IP": "[172.20.145.6]",
        "X-ClientProxiedBy": "HQMAIL111.nvidia.com (172.20.187.18) To\n HQMAIL107.nvidia.com (172.20.187.13)",
        "X-EOPAttributedMessage": "0",
        "X-MS-PublicTrafficType": "Email",
        "X-MS-Office365-Filtering-Correlation-Id": "1f0f3ef1-45af-42de-ab55-08d90f25d60b",
        "X-MS-TrafficTypeDiagnostic": "BN9PR12MB5131:",
        "X-LD-Processed": "43083d15-7273-40c1-b7db-39efd9ccc17a,ExtAddr",
        "X-Microsoft-Antispam-PRVS": "\n <BN9PR12MB5131E4C2AA036C1D7C3DE3B3DF5A9@BN9PR12MB5131.namprd12.prod.outlook.com>",
        "X-MS-Oob-TLC-OOBClassifiers": "OLM:3044;",
        "X-MS-Exchange-SenderADCheck": "1",
        "X-Microsoft-Antispam": "BCL:0;",
        "X-Microsoft-Antispam-Message-Info": "\n Tts2Fhly6Zw27+pOjd3dwYqrRKOuJW1vzsGj3fxFGhHxWJhOouDFoNctYGzQeZNYpRu+Yo745/O0UKxFh7Al/q+HBXwnuqC7iPFLiPhjItUby/aOY8EGP5wiUh9VoGpLjEr0W4ECIbzkYuuav8Gu7uCSV3zohnbijDqRO4SnYJDczFdUyr14hwVmYrN2KLhqOvt5kHpnTWsCDVpDqIEZLH+lltPnEwJwQnDthUfSjulOVfS6UtuMPY1KlQE/S2Px0eE22DVfp0kgj0pWTIP4mT3QyaXwxyE/fKIe8T5lU6/GNetH+FWzPc7Bq/lHJ9iuN/dAwWiT1EH5LGouAZY1yDeSet8mmNIaN/glqjtOfeI/Cv7LXxhmn1ZmaYooNy4oY3ulRYBfFDT36xgpCY9caqnrUi5+vvN1FiYs+QPLjo85jaNLXK2HZ8NPBxEuBENx7mTU1/tf2iRN9B4olUT/rZbXvYxoZ2k/U2OF1eHBeCMZ3XETzbwOXdvy3jBpe4TiVhjdr9mLIvZg0lvVXmFDfRRPGs6MYNbM/hhgnwb42MIM7OgbS5/njxrsGOBdAvRnQl5boYzOFdPHmmdeG+lS32XpP93SrP/EtwchujUNKZpokatAAjHX3ji41zxYx7hWeGVoPsMnTA6Ob7QeLGWs0SRm6w09IpAKfmotAg9hARc=",
        "X-Forefront-Antispam-Report": "CIP:216.228.112.34; CTRY:US; LANG:en; SCL:1;\n SRV:;\n IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:schybrid03.nvidia.com; CAT:NONE;\n SFS:(4636009)(376002)(39860400002)(136003)(396003)(346002)(46966006)(36840700001)(7636003)(82740400003)(1076003)(7696005)(70586007)(426003)(336012)(8936002)(86362001)(186003)(16526019)(478600001)(70206006)(36860700001)(5660300002)(83380400001)(316002)(54906003)(6286002)(6916009)(36756003)(107886003)(82310400003)(2906002)(55016002)(47076005)(36906005)(356005)(4326008)(8676002)(26005)(2616005);\n DIR:OUT; SFP:1101;",
        "X-OriginatorOrg": "Nvidia.com",
        "X-MS-Exchange-CrossTenant-OriginalArrivalTime": "04 May 2021 17:55:42.7772 (UTC)",
        "X-MS-Exchange-CrossTenant-Network-Message-Id": "\n 1f0f3ef1-45af-42de-ab55-08d90f25d60b",
        "X-MS-Exchange-CrossTenant-Id": "43083d15-7273-40c1-b7db-39efd9ccc17a",
        "X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp": "\n TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.112.34];\n Helo=[mail.nvidia.com]",
        "X-MS-Exchange-CrossTenant-AuthSource": "\n DM6NAM11FT018.eop-nam11.prod.protection.outlook.com",
        "X-MS-Exchange-CrossTenant-AuthAs": "Anonymous",
        "X-MS-Exchange-CrossTenant-FromEntityHeader": "HybridOnPrem",
        "X-MS-Exchange-Transport-CrossTenantHeadersStamped": "BN9PR12MB5131",
        "Subject": "[dpdk-dev] [PATCH v3 02/15] common/mlx5: update GENEVE TLV OPT obj\n name",
        "X-BeenThere": "dev@dpdk.org",
        "X-Mailman-Version": "2.1.29",
        "Precedence": "list",
        "List-Id": "DPDK patches and discussions <dev.dpdk.org>",
        "List-Unsubscribe": "<https://mails.dpdk.org/options/dev>,\n <mailto:dev-request@dpdk.org?subject=unsubscribe>",
        "List-Archive": "<http://mails.dpdk.org/archives/dev/>",
        "List-Post": "<mailto:dev@dpdk.org>",
        "List-Help": "<mailto:dev-request@dpdk.org?subject=help>",
        "List-Subscribe": "<https://mails.dpdk.org/listinfo/dev>,\n <mailto:dev-request@dpdk.org?subject=subscribe>",
        "Errors-To": "dev-bounces@dpdk.org",
        "Sender": "\"dev\" <dev-bounces@dpdk.org>"
    },
    "content": "From: Dekel Peled <dekelp@nvidia.com>\n\nRename MLX5_OBJ_TYPE_GENEVE_TLV_OPT as\nMLX5_GENERAL_OBJ_TYPE_GENEVE_TLV_OPT, to align with other general\nobjects names.\n\nSigned-off-by: Dekel Peled <dekelp@nvidia.com>\nAcked-by: Matan Azrad <matan@nvidia.com>\n---\n drivers/common/mlx5/mlx5_devx_cmds.c | 2 +-\n drivers/common/mlx5/mlx5_prm.h       | 4 ++--\n 2 files changed, 3 insertions(+), 3 deletions(-)",
    "diff": "diff --git a/drivers/common/mlx5/mlx5_devx_cmds.c b/drivers/common/mlx5/mlx5_devx_cmds.c\nindex 79fff6457c..831175efc5 100644\n--- a/drivers/common/mlx5/mlx5_devx_cmds.c\n+++ b/drivers/common/mlx5/mlx5_devx_cmds.c\n@@ -2265,7 +2265,7 @@ mlx5_devx_cmd_create_geneve_tlv_option(void *ctx,\n \tMLX5_SET(general_obj_in_cmd_hdr, hdr, opcode,\n \t\t\tMLX5_CMD_OP_CREATE_GENERAL_OBJECT);\n \tMLX5_SET(general_obj_in_cmd_hdr, hdr, obj_type,\n-\t\t\tMLX5_OBJ_TYPE_GENEVE_TLV_OPT);\n+\t\t MLX5_GENERAL_OBJ_TYPE_GENEVE_TLV_OPT);\n \tMLX5_SET(geneve_tlv_option, opt, option_class,\n \t\t\trte_be_to_cpu_16(class));\n \tMLX5_SET(geneve_tlv_option, opt, option_type, type);\ndiff --git a/drivers/common/mlx5/mlx5_prm.h b/drivers/common/mlx5/mlx5_prm.h\nindex da1510ac1e..2e5e42f6e9 100644\n--- a/drivers/common/mlx5/mlx5_prm.h\n+++ b/drivers/common/mlx5/mlx5_prm.h\n@@ -1108,7 +1108,7 @@ enum {\n #define MLX5_GENERAL_OBJ_TYPES_CAP_FLOW_METER_ASO \\\n \t\t\t(1ULL << MLX5_GENERAL_OBJ_TYPE_FLOW_METER_ASO)\n #define MLX5_GENERAL_OBJ_TYPES_CAP_GENEVE_TLV_OPT \\\n-\t\t\t(1ULL << MLX5_OBJ_TYPE_GENEVE_TLV_OPT)\n+\t\t\t(1ULL << MLX5_GENERAL_OBJ_TYPE_GENEVE_TLV_OPT)\n \n enum {\n \tMLX5_HCA_CAP_OPMOD_GET_MAX   = 0,\n@@ -2402,7 +2402,7 @@ struct mlx5_ifc_create_cq_in_bits {\n };\n \n enum {\n-\tMLX5_OBJ_TYPE_GENEVE_TLV_OPT = 0x000b,\n+\tMLX5_GENERAL_OBJ_TYPE_GENEVE_TLV_OPT = 0x000b,\n \tMLX5_GENERAL_OBJ_TYPE_VIRTQ = 0x000d,\n \tMLX5_GENERAL_OBJ_TYPE_VIRTIO_Q_COUNTERS = 0x001c,\n \tMLX5_GENERAL_OBJ_TYPE_FLEX_PARSE_GRAPH = 0x0022,\n",
    "prefixes": [
        "v3",
        "02/15"
    ]
}