Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/92024/?format=api
{ "id": 92024, "url": "http://patches.dpdk.org/api/patches/92024/?format=api", "web_url": "http://patches.dpdk.org/project/dpdk/patch/1619095749-7948-5-git-send-email-juraj.linkes@pantheon.tech/", "project": { "id": 1, "url": "http://patches.dpdk.org/api/projects/1/?format=api", "name": "DPDK", "link_name": "dpdk", "list_id": "dev.dpdk.org", "list_email": "dev@dpdk.org", "web_url": "http://core.dpdk.org", "scm_url": "git://dpdk.org/dpdk", "webscm_url": "http://git.dpdk.org/dpdk", "list_archive_url": "https://inbox.dpdk.org/dev", "list_archive_url_format": "https://inbox.dpdk.org/dev/{}", "commit_url_format": "" }, "msgid": "<1619095749-7948-5-git-send-email-juraj.linkes@pantheon.tech>", "list_archive_url": "https://inbox.dpdk.org/dev/1619095749-7948-5-git-send-email-juraj.linkes@pantheon.tech", "date": "2021-04-22T12:49:05", "name": "[v17,4/8] eal/arm: update CPU flags", "commit_ref": null, "pull_url": null, "state": "superseded", "archived": true, "hash": "a7c6b52bb38e76aba23e8b879e8c3d1d1b61d99f", "submitter": { "id": 1626, "url": "http://patches.dpdk.org/api/people/1626/?format=api", "name": "Juraj Linkeš", "email": "juraj.linkes@pantheon.tech" }, "delegate": { "id": 1, "url": "http://patches.dpdk.org/api/users/1/?format=api", "username": "tmonjalo", "first_name": "Thomas", "last_name": "Monjalon", "email": "thomas@monjalon.net" }, "mbox": "http://patches.dpdk.org/project/dpdk/patch/1619095749-7948-5-git-send-email-juraj.linkes@pantheon.tech/mbox/", "series": [ { "id": 16608, "url": "http://patches.dpdk.org/api/series/16608/?format=api", "web_url": "http://patches.dpdk.org/project/dpdk/list/?series=16608", "date": "2021-04-22T12:49:01", "name": "aarch64 -> aarch32 cross compilation support", "version": 17, "mbox": "http://patches.dpdk.org/series/16608/mbox/" } ], "comments": "http://patches.dpdk.org/api/patches/92024/comments/", "check": "success", "checks": "http://patches.dpdk.org/api/patches/92024/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<dev-bounces@dpdk.org>", "X-Original-To": "patchwork@inbox.dpdk.org", "Delivered-To": "patchwork@inbox.dpdk.org", "Received": [ "from mails.dpdk.org (mails.dpdk.org [217.70.189.124])\n\tby inbox.dpdk.org (Postfix) with ESMTP id 5F8A3A09E4;\n\tThu, 22 Apr 2021 14:49:48 +0200 (CEST)", "from [217.70.189.124] (localhost [127.0.0.1])\n\tby mails.dpdk.org (Postfix) with ESMTP id CF87141D6E;\n\tThu, 22 Apr 2021 14:49:25 +0200 (CEST)", "from lb.pantheon.sk (lb.pantheon.sk [46.229.239.20])\n by mails.dpdk.org (Postfix) with ESMTP id 937F341D66\n for <dev@dpdk.org>; Thu, 22 Apr 2021 14:49:22 +0200 (CEST)", "from localhost (localhost [127.0.0.1])\n by lb.pantheon.sk (Postfix) with ESMTP id 27E23C5F65;\n Thu, 22 Apr 2021 14:49:21 +0200 (CEST)", "from lb.pantheon.sk ([127.0.0.1])\n by localhost (lb.pantheon.sk [127.0.0.1]) (amavisd-new, port 10024)\n with ESMTP id WkDgIWQetnRB; Thu, 22 Apr 2021 14:49:19 +0200 (CEST)", "from service-node1.lab.pantheon.local (unknown [46.229.239.141])\n by lb.pantheon.sk (Postfix) with ESMTP id 21123C5F6A;\n Thu, 22 Apr 2021 14:49:15 +0200 (CEST)" ], "X-Virus-Scanned": "amavisd-new at siecit.sk", "From": "=?utf-8?q?Juraj_Linke=C5=A1?= <juraj.linkes@pantheon.tech>", "To": "thomas@monjalon.net, david.marchand@redhat.com,\n bruce.richardson@intel.com,\n aconole@redhat.com, maicolgabriel@hotmail.com,\n Honnappa.Nagarahalli@arm.com, Ruifeng.Wang@arm.com, jerinj@marvell.com,\n viktorin@rehivetech.com, ajit.khaparde@broadcom.com", "Cc": "juraj.linkes@pantheon.tech,\n\tdev@dpdk.org", "Date": "Thu, 22 Apr 2021 14:49:05 +0200", "Message-Id": "<1619095749-7948-5-git-send-email-juraj.linkes@pantheon.tech>", "X-Mailer": "git-send-email 2.7.4", "In-Reply-To": "<1619095749-7948-1-git-send-email-juraj.linkes@pantheon.tech>", "References": "<1618995020-4775-1-git-send-email-juraj.linkes@pantheon.tech>\n <1619095749-7948-1-git-send-email-juraj.linkes@pantheon.tech>", "MIME-Version": "1.0", "Content-Type": "text/plain; charset=UTF-8", "Content-Transfer-Encoding": "8bit", "Subject": "[dpdk-dev] [PATCH v17 4/8] eal/arm: update CPU flags", "X-BeenThere": "dev@dpdk.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "DPDK patches and discussions <dev.dpdk.org>", "List-Unsubscribe": "<https://mails.dpdk.org/options/dev>,\n <mailto:dev-request@dpdk.org?subject=unsubscribe>", "List-Archive": "<http://mails.dpdk.org/archives/dev/>", "List-Post": "<mailto:dev@dpdk.org>", "List-Help": "<mailto:dev-request@dpdk.org?subject=help>", "List-Subscribe": "<https://mails.dpdk.org/listinfo/dev>,\n <mailto:dev-request@dpdk.org?subject=subscribe>", "Errors-To": "dev-bounces@dpdk.org", "Sender": "\"dev\" <dev-bounces@dpdk.org>" }, "content": "There are two execution states on armv8 architecture, aarch64 and\naarch32. Add PLATFORM_STR for the latter and update RTE_ARCH_* flags\naccording to e9b97392640.\n\nSigned-off-by: Juraj Linkeš <juraj.linkes@pantheon.tech>\n---\n lib/eal/arm/include/rte_cpuflags_32.h | 1 +\n lib/eal/arm/rte_cpuflags.c | 10 +++++++++-\n 2 files changed, 10 insertions(+), 1 deletion(-)", "diff": "diff --git a/lib/eal/arm/include/rte_cpuflags_32.h b/lib/eal/arm/include/rte_cpuflags_32.h\nindex b5347be1ec..4e254428a2 100644\n--- a/lib/eal/arm/include/rte_cpuflags_32.h\n+++ b/lib/eal/arm/include/rte_cpuflags_32.h\n@@ -41,6 +41,7 @@ enum rte_cpu_flag_t {\n \tRTE_CPUFLAG_SHA2,\n \tRTE_CPUFLAG_CRC32,\n \tRTE_CPUFLAG_V7L,\n+\tRTE_CPUFLAG_V8L,\n \t/* The last item */\n \tRTE_CPUFLAG_NUMFLAGS,/**< This should always be the last! */\n };\ndiff --git a/lib/eal/arm/rte_cpuflags.c b/lib/eal/arm/rte_cpuflags.c\nindex e3a53bcece..9e5b68b066 100644\n--- a/lib/eal/arm/rte_cpuflags.c\n+++ b/lib/eal/arm/rte_cpuflags.c\n@@ -46,8 +46,12 @@ struct feature_entry {\n #define FEAT_DEF(name, reg, bit) \\\n \t[RTE_CPUFLAG_##name] = {reg, bit, #name},\n \n+#ifdef RTE_ARCH_32\n #ifdef RTE_ARCH_ARMv7\n #define PLATFORM_STR \"v7l\"\n+#elif defined RTE_ARCH_ARMv8_AARCH32\n+#define PLATFORM_STR \"v8l\"\n+#endif\n typedef Elf32_auxv_t _Elfx_auxv_t;\n \n const struct feature_entry rte_cpu_feature_table[] = {\n@@ -78,10 +82,14 @@ const struct feature_entry rte_cpu_feature_table[] = {\n \tFEAT_DEF(SHA1, REG_HWCAP2, 2)\n \tFEAT_DEF(SHA2, REG_HWCAP2, 3)\n \tFEAT_DEF(CRC32, REG_HWCAP2, 4)\n+\t#ifdef RTE_ARCH_ARMv7\n \tFEAT_DEF(V7L, REG_PLATFORM, 0)\n+\t#elif defined RTE_ARCH_ARMv8_AARCH32\n+\tFEAT_DEF(V8L, REG_PLATFORM, 0)\n+\t#endif\n };\n \n-#elif defined RTE_ARCH_ARM64\n+#elif defined RTE_ARCH_64\n #define PLATFORM_STR \"aarch64\"\n typedef Elf64_auxv_t _Elfx_auxv_t;\n \n", "prefixes": [ "v17", "4/8" ] }