Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/91862/?format=api
{ "id": 91862, "url": "http://patches.dpdk.org/api/patches/91862/?format=api", "web_url": "http://patches.dpdk.org/project/dpdk/patch/1618916122-181792-2-git-send-email-jiaweiw@nvidia.com/", "project": { "id": 1, "url": "http://patches.dpdk.org/api/projects/1/?format=api", "name": "DPDK", "link_name": "dpdk", "list_id": "dev.dpdk.org", "list_email": "dev@dpdk.org", "web_url": "http://core.dpdk.org", "scm_url": "git://dpdk.org/dpdk", "webscm_url": "http://git.dpdk.org/dpdk", "list_archive_url": "https://inbox.dpdk.org/dev", "list_archive_url_format": "https://inbox.dpdk.org/dev/{}", "commit_url_format": "" }, "msgid": "<1618916122-181792-2-git-send-email-jiaweiw@nvidia.com>", "list_archive_url": "https://inbox.dpdk.org/dev/1618916122-181792-2-git-send-email-jiaweiw@nvidia.com", "date": "2021-04-20T10:55:08", "name": "[v6,01/15] net/mlx5: support three level table walk", "commit_ref": null, "pull_url": null, "state": "accepted", "archived": true, "hash": "958777191786f9f13114f84af5591bc5e079b875", "submitter": { "id": 1939, "url": "http://patches.dpdk.org/api/people/1939/?format=api", "name": "Jiawei Wang", "email": "jiaweiw@nvidia.com" }, "delegate": { "id": 3268, "url": "http://patches.dpdk.org/api/users/3268/?format=api", "username": "rasland", "first_name": "Raslan", "last_name": "Darawsheh", "email": "rasland@nvidia.com" }, "mbox": "http://patches.dpdk.org/project/dpdk/patch/1618916122-181792-2-git-send-email-jiaweiw@nvidia.com/mbox/", "series": [ { "id": 16520, "url": "http://patches.dpdk.org/api/series/16520/?format=api", "web_url": "http://patches.dpdk.org/project/dpdk/list/?series=16520", "date": "2021-04-20T10:55:12", "name": "Add ASO meter support in MLX5 PMD", "version": 6, "mbox": "http://patches.dpdk.org/series/16520/mbox/" } ], "comments": "http://patches.dpdk.org/api/patches/91862/comments/", "check": "warning", "checks": "http://patches.dpdk.org/api/patches/91862/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<dev-bounces@dpdk.org>", "X-Original-To": "patchwork@inbox.dpdk.org", "Delivered-To": "patchwork@inbox.dpdk.org", "Received": [ "from mails.dpdk.org (mails.dpdk.org [217.70.189.124])\n\tby inbox.dpdk.org (Postfix) with ESMTP id C470AA0548;\n\tTue, 20 Apr 2021 12:55:37 +0200 (CEST)", "from [217.70.189.124] (localhost [127.0.0.1])\n\tby mails.dpdk.org (Postfix) with ESMTP id 844F541735;\n\tTue, 20 Apr 2021 12:55:29 +0200 (CEST)", "from mellanox.co.il (mail-il-dmz.mellanox.com [193.47.165.129])\n by mails.dpdk.org (Postfix) with ESMTP id D343041551\n for <dev@dpdk.org>; Tue, 20 Apr 2021 12:55:25 +0200 (CEST)", "from Internal Mail-Server by MTLPINE1 (envelope-from\n jiaweiw@nvidia.com) with SMTP; 20 Apr 2021 13:55:22 +0300", "from nvidia.com (gen-l-vrt-281.mtl.labs.mlnx [10.237.44.1])\n by labmailer.mlnx (8.13.8/8.13.8) with ESMTP id 13KAtMRn009943;\n Tue, 20 Apr 2021 13:55:22 +0300" ], "From": "Jiawei Wang <jiaweiw@nvidia.com>", "To": "matan@nvidia.com, orika@nvidia.com, viacheslavo@nvidia.com,\n ferruh.yigit@intel.com, thomas@monjalon.net,\n Shahaf Shuler <shahafs@nvidia.com>", "Cc": "dev@dpdk.org, rasland@nvidia.com, asafp@nvidia.com,\n Suanming Mou <suanmingm@nvidia.com>", "Date": "Tue, 20 Apr 2021 13:55:08 +0300", "Message-Id": "<1618916122-181792-2-git-send-email-jiaweiw@nvidia.com>", "X-Mailer": "git-send-email 1.8.3.1", "In-Reply-To": "<1618916122-181792-1-git-send-email-jiaweiw@nvidia.com>", "References": "<20210331073632.1443011-1-lizh@nvidia.com>\n <1618916122-181792-1-git-send-email-jiaweiw@nvidia.com>", "Subject": "[dpdk-dev] [PATCH v6 01/15] net/mlx5: support three level table walk", "X-BeenThere": "dev@dpdk.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "DPDK patches and discussions <dev.dpdk.org>", "List-Unsubscribe": "<https://mails.dpdk.org/options/dev>,\n <mailto:dev-request@dpdk.org?subject=unsubscribe>", "List-Archive": "<http://mails.dpdk.org/archives/dev/>", "List-Post": "<mailto:dev@dpdk.org>", "List-Help": "<mailto:dev-request@dpdk.org?subject=help>", "List-Subscribe": "<https://mails.dpdk.org/listinfo/dev>,\n <mailto:dev-request@dpdk.org?subject=subscribe>", "Errors-To": "dev-bounces@dpdk.org", "Sender": "\"dev\" <dev-bounces@dpdk.org>" }, "content": "From: Suanming Mou <suanmingm@nvidia.com>\n\nThis commit adds table entry walk for the three level table.\n\nSigned-off-by: Suanming Mou <suanmingm@nvidia.com>\nAcked-by: Matan Azrad <matan@nvidia.com>\n---\n drivers/net/mlx5/mlx5_utils.h | 90 +++++++++++++++++++++++++++++++++++++++++++\n 1 file changed, 90 insertions(+)", "diff": "diff --git a/drivers/net/mlx5/mlx5_utils.h b/drivers/net/mlx5/mlx5_utils.h\nindex 5088c95..289941c 100644\n--- a/drivers/net/mlx5/mlx5_utils.h\n+++ b/drivers/net/mlx5/mlx5_utils.h\n@@ -834,6 +834,91 @@ int32_t mlx5_l3t_prepare_entry(struct mlx5_l3t_tbl *tbl, uint32_t idx,\n int32_t mlx5_l3t_set_entry(struct mlx5_l3t_tbl *tbl, uint32_t idx,\n \t\t\t union mlx5_l3t_data *data);\n \n+static inline void *\n+mlx5_l3t_get_next(struct mlx5_l3t_tbl *tbl, uint32_t *pos)\n+{\n+\tstruct mlx5_l3t_level_tbl *g_tbl, *m_tbl;\n+\tuint32_t i, j, k, g_start, m_start, e_start;\n+\tuint32_t idx = *pos;\n+\tvoid *e_tbl;\n+\tstruct mlx5_l3t_entry_word *w_e_tbl;\n+\tstruct mlx5_l3t_entry_dword *dw_e_tbl;\n+\tstruct mlx5_l3t_entry_qword *qw_e_tbl;\n+\tstruct mlx5_l3t_entry_ptr *ptr_e_tbl;\n+\n+\tif (!tbl)\n+\t\treturn NULL;\n+\tg_tbl = tbl->tbl;\n+\tif (!g_tbl)\n+\t\treturn NULL;\n+\tg_start = (idx >> MLX5_L3T_GT_OFFSET) & MLX5_L3T_GT_MASK;\n+\tm_start = (idx >> MLX5_L3T_MT_OFFSET) & MLX5_L3T_MT_MASK;\n+\te_start = idx & MLX5_L3T_ET_MASK;\n+\tfor (i = g_start; i < MLX5_L3T_GT_SIZE; i++) {\n+\t\tm_tbl = g_tbl->tbl[i];\n+\t\tif (!m_tbl) {\n+\t\t\t/* Jump to new table, reset the sub table start. */\n+\t\t\tm_start = 0;\n+\t\t\te_start = 0;\n+\t\t\tcontinue;\n+\t\t}\n+\t\tfor (j = m_start; j < MLX5_L3T_MT_SIZE; j++) {\n+\t\t\tif (!m_tbl->tbl[j]) {\n+\t\t\t\t/*\n+\t\t\t\t * Jump to new table, reset the sub table\n+\t\t\t\t * start.\n+\t\t\t\t */\n+\t\t\t\te_start = 0;\n+\t\t\t\tcontinue;\n+\t\t\t}\n+\t\t\te_tbl = m_tbl->tbl[j];\n+\t\t\tswitch (tbl->type) {\n+\t\t\tcase MLX5_L3T_TYPE_WORD:\n+\t\t\t\tw_e_tbl = (struct mlx5_l3t_entry_word *)e_tbl;\n+\t\t\t\tfor (k = e_start; k < MLX5_L3T_ET_SIZE; k++) {\n+\t\t\t\t\tif (!w_e_tbl->entry[k].data)\n+\t\t\t\t\t\tcontinue;\n+\t\t\t\t\t*pos = (i << MLX5_L3T_GT_OFFSET) |\n+\t\t\t\t\t (j << MLX5_L3T_MT_OFFSET) | k;\n+\t\t\t\t\treturn (void *)&w_e_tbl->entry[k].data;\n+\t\t\t\t}\n+\t\t\t\tbreak;\n+\t\t\tcase MLX5_L3T_TYPE_DWORD:\n+\t\t\t\tdw_e_tbl = (struct mlx5_l3t_entry_dword *)e_tbl;\n+\t\t\t\tfor (k = e_start; k < MLX5_L3T_ET_SIZE; k++) {\n+\t\t\t\t\tif (!dw_e_tbl->entry[k].data)\n+\t\t\t\t\t\tcontinue;\n+\t\t\t\t\t*pos = (i << MLX5_L3T_GT_OFFSET) |\n+\t\t\t\t\t (j << MLX5_L3T_MT_OFFSET) | k;\n+\t\t\t\t\treturn (void *)&dw_e_tbl->entry[k].data;\n+\t\t\t\t}\n+\t\t\t\tbreak;\n+\t\t\tcase MLX5_L3T_TYPE_QWORD:\n+\t\t\t\tqw_e_tbl = (struct mlx5_l3t_entry_qword *)e_tbl;\n+\t\t\t\tfor (k = e_start; k < MLX5_L3T_ET_SIZE; k++) {\n+\t\t\t\t\tif (!qw_e_tbl->entry[k].data)\n+\t\t\t\t\t\tcontinue;\n+\t\t\t\t\t*pos = (i << MLX5_L3T_GT_OFFSET) |\n+\t\t\t\t\t (j << MLX5_L3T_MT_OFFSET) | k;\n+\t\t\t\t\treturn (void *)&qw_e_tbl->entry[k].data;\n+\t\t\t\t}\n+\t\t\t\tbreak;\n+\t\t\tdefault:\n+\t\t\t\tptr_e_tbl = (struct mlx5_l3t_entry_ptr *)e_tbl;\n+\t\t\t\tfor (k = e_start; k < MLX5_L3T_ET_SIZE; k++) {\n+\t\t\t\t\tif (!ptr_e_tbl->entry[k].data)\n+\t\t\t\t\t\tcontinue;\n+\t\t\t\t\t*pos = (i << MLX5_L3T_GT_OFFSET) |\n+\t\t\t\t\t (j << MLX5_L3T_MT_OFFSET) | k;\n+\t\t\t\t\treturn ptr_e_tbl->entry[k].data;\n+\t\t\t\t}\n+\t\t\t\tbreak;\n+\t\t\t}\n+\t\t}\n+\t}\n+\treturn NULL;\n+}\n+\n /*\n * Macros for linked list based on indexed memory.\n * Example data structure:\n@@ -909,4 +994,9 @@ struct {\t\t\t\t\t\t\t\t\\\n \t idx = (elem)->field.next, (elem) =\t\t\t\t\\\n \t (idx) ? mlx5_ipool_get(pool, idx) : NULL)\n \n+#define MLX5_L3T_FOREACH(tbl, idx, entry)\t\t\t\t\\\n+\tfor (idx = 0, (entry) = mlx5_l3t_get_next((tbl), &idx);\t\t\\\n+\t (entry);\t\t\t\t\t\t\t\\\n+\t idx++, (entry) = mlx5_l3t_get_next((tbl), &idx))\n+\n #endif /* RTE_PMD_MLX5_UTILS_H_ */\n", "prefixes": [ "v6", "01/15" ] }