Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/88576/?format=api
{ "id": 88576, "url": "http://patches.dpdk.org/api/patches/88576/?format=api", "web_url": "http://patches.dpdk.org/project/dpdk/patch/20210305133918.8005-50-ndabilpuram@marvell.com/", "project": { "id": 1, "url": "http://patches.dpdk.org/api/projects/1/?format=api", "name": "DPDK", "link_name": "dpdk", "list_id": "dev.dpdk.org", "list_email": "dev@dpdk.org", "web_url": "http://core.dpdk.org", "scm_url": "git://dpdk.org/dpdk", "webscm_url": "http://git.dpdk.org/dpdk", "list_archive_url": "https://inbox.dpdk.org/dev", "list_archive_url_format": "https://inbox.dpdk.org/dev/{}", "commit_url_format": "" }, "msgid": "<20210305133918.8005-50-ndabilpuram@marvell.com>", "list_archive_url": "https://inbox.dpdk.org/dev/20210305133918.8005-50-ndabilpuram@marvell.com", "date": "2021-03-05T13:39:15", "name": "[49/52] common/cnxk: add sso debug support", "commit_ref": null, "pull_url": null, "state": "superseded", "archived": true, "hash": "febe9f958255dd52c511d5f26ed3f1bea596b63c", "submitter": { "id": 1202, "url": "http://patches.dpdk.org/api/people/1202/?format=api", "name": "Nithin Dabilpuram", "email": "ndabilpuram@marvell.com" }, "delegate": { "id": 310, "url": "http://patches.dpdk.org/api/users/310/?format=api", "username": "jerin", "first_name": "Jerin", "last_name": "Jacob", "email": "jerinj@marvell.com" }, "mbox": "http://patches.dpdk.org/project/dpdk/patch/20210305133918.8005-50-ndabilpuram@marvell.com/mbox/", "series": [ { "id": 15508, "url": "http://patches.dpdk.org/api/series/15508/?format=api", "web_url": "http://patches.dpdk.org/project/dpdk/list/?series=15508", "date": "2021-03-05T13:38:26", "name": "Add Marvell CNXK common driver", "version": 1, "mbox": "http://patches.dpdk.org/series/15508/mbox/" } ], "comments": "http://patches.dpdk.org/api/patches/88576/comments/", "check": "warning", "checks": "http://patches.dpdk.org/api/patches/88576/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<dev-bounces@dpdk.org>", "X-Original-To": "patchwork@inbox.dpdk.org", "Delivered-To": "patchwork@inbox.dpdk.org", "Received": [ "from mails.dpdk.org (mails.dpdk.org [217.70.189.124])\n\tby inbox.dpdk.org (Postfix) with ESMTP id 03D77A0547;\n\tFri, 5 Mar 2021 14:48:19 +0100 (CET)", "from [217.70.189.124] (localhost [127.0.0.1])\n\tby mails.dpdk.org (Postfix) with ESMTP id F419322A3E3;\n\tFri, 5 Mar 2021 14:41:58 +0100 (CET)", "from mx0b-0016f401.pphosted.com (mx0a-0016f401.pphosted.com\n [67.231.148.174])\n by mails.dpdk.org (Postfix) with ESMTP id DDD0822A48C\n for <dev@dpdk.org>; Fri, 5 Mar 2021 14:41:57 +0100 (CET)", "from pps.filterd (m0045849.ppops.net [127.0.0.1])\n by mx0a-0016f401.pphosted.com (8.16.0.43/8.16.0.43) with SMTP id\n 125DerQe001873 for <dev@dpdk.org>; Fri, 5 Mar 2021 05:41:57 -0800", "from dc5-exch01.marvell.com ([199.233.59.181])\n by mx0a-0016f401.pphosted.com with ESMTP id 372s2umrtq-1\n (version=TLSv1.2 cipher=ECDHE-RSA-AES256-SHA384 bits=256 verify=NOT)\n for <dev@dpdk.org>; Fri, 05 Mar 2021 05:41:57 -0800", "from DC5-EXCH01.marvell.com (10.69.176.38) by DC5-EXCH01.marvell.com\n (10.69.176.38) with Microsoft SMTP Server (TLS) id 15.0.1497.2;\n Fri, 5 Mar 2021 05:41:55 -0800", "from maili.marvell.com (10.69.176.80) by DC5-EXCH01.marvell.com\n (10.69.176.38) with Microsoft SMTP Server id 15.0.1497.2 via Frontend\n Transport; Fri, 5 Mar 2021 05:41:55 -0800", "from hyd1588t430.marvell.com (unknown [10.29.52.204])\n by maili.marvell.com (Postfix) with ESMTP id 3EA4B3F7041;\n Fri, 5 Mar 2021 05:41:53 -0800 (PST)" ], "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=marvell.com;\n h=from : to : cc :\n subject : date : message-id : in-reply-to : references : mime-version :\n content-type; s=pfpt0220; bh=wJT2ixwpq7GWvSaulUMhfJhLlbTbtGIufVIIYH7U/M0=;\n b=Ff70TLViXDdNoifPzYICudE8dtLBxN1h92QdQ72dy77tSsq6OdLOjnIY9Hd9OdAQKfvr\n E7B48WkEhTS4WuoLBRKBotCHs1WIzERt06YINdOUMOBq6/WJRH81BfJucRVI8b/GXYgR\n vNyGX7rRRut6losFcLTwvylj31Vk+4EU6BrCidYx3eoHjyth1yPg5PfdQG+i0O7jmSMh\n gErxWP+AGYRRxPRZV5aecHoMkRhZzt5BPiA2lS/q8zX1wjUY+cFZcovbnoDFc2UF1kk+\n G1ISQosRYDX+fU27QlO9JBPOhNctTj2Vq1yWC0PX2bAnDbIPYCFWs3j/TLCbbGMaJwGH qQ==", "From": "Nithin Dabilpuram <ndabilpuram@marvell.com>", "To": "<dev@dpdk.org>", "CC": "<jerinj@marvell.com>, <skori@marvell.com>, <skoteshwar@marvell.com>,\n <pbhagavatula@marvell.com>, <kirankumark@marvell.com>,\n <psatheesh@marvell.com>, <asekhar@marvell.com>", "Date": "Fri, 5 Mar 2021 19:09:15 +0530", "Message-ID": "<20210305133918.8005-50-ndabilpuram@marvell.com>", "X-Mailer": "git-send-email 2.8.4", "In-Reply-To": "<20210305133918.8005-1-ndabilpuram@marvell.com>", "References": "<20210305133918.8005-1-ndabilpuram@marvell.com>", "MIME-Version": "1.0", "Content-Type": "text/plain", "X-Proofpoint-Virus-Version": "vendor=fsecure engine=2.50.10434:6.0.369, 18.0.761\n definitions=2021-03-05_08:2021-03-03,\n 2021-03-05 signatures=0", "Subject": "[dpdk-dev] [PATCH 49/52] common/cnxk: add sso debug support", "X-BeenThere": "dev@dpdk.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "DPDK patches and discussions <dev.dpdk.org>", "List-Unsubscribe": "<https://mails.dpdk.org/options/dev>,\n <mailto:dev-request@dpdk.org?subject=unsubscribe>", "List-Archive": "<http://mails.dpdk.org/archives/dev/>", "List-Post": "<mailto:dev@dpdk.org>", "List-Help": "<mailto:dev-request@dpdk.org?subject=help>", "List-Subscribe": "<https://mails.dpdk.org/listinfo/dev>,\n <mailto:dev-request@dpdk.org?subject=subscribe>", "Errors-To": "dev-bounces@dpdk.org", "Sender": "\"dev\" <dev-bounces@dpdk.org>" }, "content": "From: Pavan Nikhilesh <pbhagavatula@marvell.com>\n\nAdd sso debug dump support. This dumps all SSO LF register values\nto a given file handle.\n\nSigned-off-by: Pavan Nikhilesh <pbhagavatula@marvell.com>\n---\n drivers/common/cnxk/meson.build | 1 +\n drivers/common/cnxk/roc_sso.h | 4 +++\n drivers/common/cnxk/roc_sso_debug.c | 68 +++++++++++++++++++++++++++++++++++++\n drivers/common/cnxk/version.map | 1 +\n 4 files changed, 74 insertions(+)\n create mode 100644 drivers/common/cnxk/roc_sso_debug.c", "diff": "diff --git a/drivers/common/cnxk/meson.build b/drivers/common/cnxk/meson.build\nindex 1c6d955..4c910be 100644\n--- a/drivers/common/cnxk/meson.build\n+++ b/drivers/common/cnxk/meson.build\n@@ -41,6 +41,7 @@ sources = files('roc_dev.c',\n \t\t'roc_npc_utils.c',\n \t\t'roc_platform.c',\n \t\t'roc_sso.c',\n+\t\t'roc_sso_debug.c',\n \t\t'roc_sso_irq.c',\n \t\t'roc_utils.c')\n includes += include_directories('../../bus/pci')\ndiff --git a/drivers/common/cnxk/roc_sso.h b/drivers/common/cnxk/roc_sso.h\nindex fa5f4ea..6627d08 100644\n--- a/drivers/common/cnxk/roc_sso.h\n+++ b/drivers/common/cnxk/roc_sso.h\n@@ -58,4 +58,8 @@ uintptr_t __roc_api roc_sso_hws_base_get(struct roc_sso *roc_sso, uint8_t hws);\n uintptr_t __roc_api roc_sso_hwgrp_base_get(struct roc_sso *roc_sso,\n \t\t\t\t\t uint16_t hwgrp);\n \n+/* Debug */\n+void __roc_api roc_sso_dump(struct roc_sso *roc_sso, uint8_t nb_hws,\n+\t\t\t uint16_t hwgrp, FILE *f);\n+\n #endif /* _ROC_SSOW_H_ */\ndiff --git a/drivers/common/cnxk/roc_sso_debug.c b/drivers/common/cnxk/roc_sso_debug.c\nnew file mode 100644\nindex 0000000..8931354\n--- /dev/null\n+++ b/drivers/common/cnxk/roc_sso_debug.c\n@@ -0,0 +1,68 @@\n+/* SPDX-License-Identifier: BSD-3-Clause\n+ * Copyright(C) 2020 Marvell.\n+ */\n+\n+#include \"roc_api.h\"\n+#include \"roc_priv.h\"\n+\n+static void\n+sso_hws_dump(uintptr_t base, FILE *f)\n+{\n+\tfprintf(f, \"SSOW_LF_GWS Base addr 0x%\" PRIx64 \"\\n\", (uint64_t)base);\n+\tfprintf(f, \"SSOW_LF_GWS_LINKS 0x%\" PRIx64 \"\\n\",\n+\t\tplt_read64(base + SSOW_LF_GWS_LINKS));\n+\tfprintf(f, \"SSOW_LF_GWS_PENDWQP 0x%\" PRIx64 \"\\n\",\n+\t\tplt_read64(base + SSOW_LF_GWS_PENDWQP));\n+\tfprintf(f, \"SSOW_LF_GWS_PENDSTATE 0x%\" PRIx64 \"\\n\",\n+\t\tplt_read64(base + SSOW_LF_GWS_PENDSTATE));\n+\tfprintf(f, \"SSOW_LF_GWS_NW_TIM 0x%\" PRIx64 \"\\n\",\n+\t\tplt_read64(base + SSOW_LF_GWS_NW_TIM));\n+\tfprintf(f, \"SSOW_LF_GWS_TAG 0x%\" PRIx64 \"\\n\",\n+\t\tplt_read64(base + SSOW_LF_GWS_TAG));\n+\tfprintf(f, \"SSOW_LF_GWS_WQP 0x%\" PRIx64 \"\\n\",\n+\t\tplt_read64(base + SSOW_LF_GWS_TAG));\n+\tfprintf(f, \"SSOW_LF_GWS_SWTP 0x%\" PRIx64 \"\\n\",\n+\t\tplt_read64(base + SSOW_LF_GWS_SWTP));\n+\tfprintf(f, \"SSOW_LF_GWS_PENDTAG 0x%\" PRIx64 \"\\n\",\n+\t\tplt_read64(base + SSOW_LF_GWS_PENDTAG));\n+}\n+\n+static void\n+sso_hwgrp_dump(uintptr_t base, FILE *f)\n+{\n+\tfprintf(f, \"SSO_LF_GGRP Base addr 0x%\" PRIx64 \"\\n\", (uint64_t)base);\n+\tfprintf(f, \"SSO_LF_GGRP_QCTL 0x%\" PRIx64 \"\\n\",\n+\t\tplt_read64(base + SSO_LF_GGRP_QCTL));\n+\tfprintf(f, \"SSO_LF_GGRP_XAQ_CNT 0x%\" PRIx64 \"\\n\",\n+\t\tplt_read64(base + SSO_LF_GGRP_XAQ_CNT));\n+\tfprintf(f, \"SSO_LF_GGRP_INT_THR 0x%\" PRIx64 \"\\n\",\n+\t\tplt_read64(base + SSO_LF_GGRP_INT_THR));\n+\tfprintf(f, \"SSO_LF_GGRP_INT_CNT 0x%\" PRIX64 \"\\n\",\n+\t\tplt_read64(base + SSO_LF_GGRP_INT_CNT));\n+\tfprintf(f, \"SSO_LF_GGRP_AQ_CNT 0x%\" PRIX64 \"\\n\",\n+\t\tplt_read64(base + SSO_LF_GGRP_AQ_CNT));\n+\tfprintf(f, \"SSO_LF_GGRP_AQ_THR 0x%\" PRIX64 \"\\n\",\n+\t\tplt_read64(base + SSO_LF_GGRP_AQ_THR));\n+\tfprintf(f, \"SSO_LF_GGRP_MISC_CNT 0x%\" PRIx64 \"\\n\",\n+\t\tplt_read64(base + SSO_LF_GGRP_MISC_CNT));\n+}\n+\n+void\n+roc_sso_dump(struct roc_sso *roc_sso, uint8_t nb_hws, uint16_t hwgrp, FILE *f)\n+{\n+\tstruct dev *dev = &roc_sso_to_sso_priv(roc_sso)->dev;\n+\tuintptr_t base;\n+\tint i;\n+\n+\t/* Dump SSOW registers */\n+\tfor (i = 0; i < nb_hws; i++) {\n+\t\tbase = dev->bar2 + (RVU_BLOCK_ADDR_SSOW << 20 | i << 12);\n+\t\tsso_hws_dump(base, f);\n+\t}\n+\n+\t/* Dump SSO registers */\n+\tfor (i = 0; i < hwgrp; i++) {\n+\t\tbase = dev->bar2 + (RVU_BLOCK_ADDR_SSO << 20 | i << 12);\n+\t\tsso_hwgrp_dump(base, f);\n+\t}\n+}\ndiff --git a/drivers/common/cnxk/version.map b/drivers/common/cnxk/version.map\nindex 7dde169..4778480 100644\n--- a/drivers/common/cnxk/version.map\n+++ b/drivers/common/cnxk/version.map\n@@ -174,6 +174,7 @@ INTERNAL {\n \troc_npc_profile_name_get;\n \troc_sso_dev_fini;\n \troc_sso_dev_init;\n+\troc_sso_dump;\n \troc_sso_hwgrp_alloc_xaq;\n \troc_sso_hwgrp_base_get;\n \troc_sso_hwgrp_hws_link_status;\n", "prefixes": [ "49/52" ] }