Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/87436/?format=api
{ "id": 87436, "url": "http://patches.dpdk.org/api/patches/87436/?format=api", "web_url": "http://patches.dpdk.org/project/dpdk/patch/20210127160948.6008-30-lironh@marvell.com/", "project": { "id": 1, "url": "http://patches.dpdk.org/api/projects/1/?format=api", "name": "DPDK", "link_name": "dpdk", "list_id": "dev.dpdk.org", "list_email": "dev@dpdk.org", "web_url": "http://core.dpdk.org", "scm_url": "git://dpdk.org/dpdk", "webscm_url": "http://git.dpdk.org/dpdk", "list_archive_url": "https://inbox.dpdk.org/dev", "list_archive_url_format": "https://inbox.dpdk.org/dev/{}", "commit_url_format": "" }, "msgid": "<20210127160948.6008-30-lironh@marvell.com>", "list_archive_url": "https://inbox.dpdk.org/dev/20210127160948.6008-30-lironh@marvell.com", "date": "2021-01-27T16:09:43", "name": "[v3,29/34] net/mvpp2: update start hdr name", "commit_ref": null, "pull_url": null, "state": "accepted", "archived": true, "hash": "858fcfa958c05bff140b9e27126f7cad265ca5b3", "submitter": { "id": 996, "url": "http://patches.dpdk.org/api/people/996/?format=api", "name": "Liron Himi", "email": "lironh@marvell.com" }, "delegate": { "id": 319, "url": "http://patches.dpdk.org/api/users/319/?format=api", "username": "fyigit", "first_name": "Ferruh", "last_name": "Yigit", "email": "ferruh.yigit@amd.com" }, "mbox": "http://patches.dpdk.org/project/dpdk/patch/20210127160948.6008-30-lironh@marvell.com/mbox/", "series": [ { "id": 14976, "url": "http://patches.dpdk.org/api/series/14976/?format=api", "web_url": "http://patches.dpdk.org/project/dpdk/list/?series=14976", "date": "2021-01-27T16:09:14", "name": "net/mvpp2: misc updates", "version": 3, "mbox": "http://patches.dpdk.org/series/14976/mbox/" } ], "comments": "http://patches.dpdk.org/api/patches/87436/comments/", "check": "success", "checks": "http://patches.dpdk.org/api/patches/87436/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<dev-bounces@dpdk.org>", "X-Original-To": "patchwork@inbox.dpdk.org", "Delivered-To": "patchwork@inbox.dpdk.org", "Received": [ "from mails.dpdk.org (mails.dpdk.org [217.70.189.124])\n\tby inbox.dpdk.org (Postfix) with ESMTP id 35AEAA052A;\n\tWed, 27 Jan 2021 17:16:06 +0100 (CET)", "from [217.70.189.124] (localhost [127.0.0.1])\n\tby mails.dpdk.org (Postfix) with ESMTP id 29627140F7B;\n\tWed, 27 Jan 2021 17:11:06 +0100 (CET)", "from mx0b-0016f401.pphosted.com (mx0b-0016f401.pphosted.com\n [67.231.156.173])\n by mails.dpdk.org (Postfix) with ESMTP id E350A140F75\n for <dev@dpdk.org>; Wed, 27 Jan 2021 17:11:02 +0100 (CET)", "from pps.filterd (m0045851.ppops.net [127.0.0.1])\n by mx0b-0016f401.pphosted.com (8.16.0.43/8.16.0.43) with SMTP id\n 10RG6QLJ017401; Wed, 27 Jan 2021 08:11:01 -0800", "from dc5-exch01.marvell.com ([199.233.59.181])\n by mx0b-0016f401.pphosted.com with ESMTP id 36b1xphfvg-1\n (version=TLSv1.2 cipher=ECDHE-RSA-AES256-SHA384 bits=256 verify=NOT);\n Wed, 27 Jan 2021 08:11:01 -0800", "from SC-EXCH02.marvell.com (10.93.176.82) by DC5-EXCH01.marvell.com\n (10.69.176.38) with Microsoft SMTP Server (TLS) id 15.0.1497.2;\n Wed, 27 Jan 2021 08:10:59 -0800", "from DC5-EXCH01.marvell.com (10.69.176.38) by SC-EXCH02.marvell.com\n (10.93.176.82) with Microsoft SMTP Server (TLS) id 15.0.1497.2;\n Wed, 27 Jan 2021 08:10:58 -0800", "from pt-lxl0023.marvell.com (10.69.176.80) by DC5-EXCH01.marvell.com\n (10.69.176.38) with Microsoft SMTP Server id 15.0.1497.2 via Frontend\n Transport; Wed, 27 Jan 2021 08:10:56 -0800" ], "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=marvell.com;\n h=from : to : cc :\n subject : date : message-id : in-reply-to : references : mime-version :\n content-transfer-encoding : content-type; s=pfpt0220;\n bh=LexlmqbbXNUZYetAu1VufUJljrfSflt7kfFrNqgkgSA=;\n b=aaEkYsjppM3FpEeDup7klek3iRlbfWejWRTLvddTkXwuZdeSelcSHw9CPv6k97RdYfG/\n dbcY3BZzr0jbXwFJgfeFX3TqyrSRB00tvO4ih5S1RBeYkfaPoD8J4wC2E28/7Jjh+pyZ\n iwBODNrftcZ+WrImsfPAXkj62tWlGWZaSyAN223Caff5GQNOuORmxmf0L7T9Vm7H+3zE\n YIIN+M8sXTMC2jOQFpevo8OTox7BiJuSsxP2PrIZ9hvR9imxOotHlYkgDhDIdQC+94M/\n 2qGMFRuFS4pdZOAeJvKsrxLnu6WHwprYbCsFVyJX17PK3g7LWvaZmjEv8fUTRgd6oliK cg==", "From": "<lironh@marvell.com>", "To": "<jerinj@marvell.com>, <ferruh.yigit@intel.com>", "CC": "<dev@dpdk.org>, Dana Vardi <danat@marvell.com>, Liron Himi\n <lironh@marvell.com>", "Date": "Wed, 27 Jan 2021 18:09:43 +0200", "Message-ID": "<20210127160948.6008-30-lironh@marvell.com>", "X-Mailer": "git-send-email 2.28.0", "In-Reply-To": "<20210127160948.6008-1-lironh@marvell.com>", "References": "<20210122191925.24308-1-lironh@marvell.com>\n <20210127160948.6008-1-lironh@marvell.com>", "MIME-Version": "1.0", "Content-Transfer-Encoding": "8bit", "Content-Type": "text/plain", "X-Proofpoint-Virus-Version": "vendor=fsecure engine=2.50.10434:6.0.343, 18.0.737\n definitions=2021-01-27_05:2021-01-27,\n 2021-01-27 signatures=0", "Subject": "[dpdk-dev] [PATCH v3 29/34] net/mvpp2: update start hdr name", "X-BeenThere": "dev@dpdk.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "DPDK patches and discussions <dev.dpdk.org>", "List-Unsubscribe": "<https://mails.dpdk.org/options/dev>,\n <mailto:dev-request@dpdk.org?subject=unsubscribe>", "List-Archive": "<http://mails.dpdk.org/archives/dev/>", "List-Post": "<mailto:dev@dpdk.org>", "List-Help": "<mailto:dev-request@dpdk.org?subject=help>", "List-Subscribe": "<https://mails.dpdk.org/listinfo/dev>,\n <mailto:dev-request@dpdk.org?subject=subscribe>", "Errors-To": "dev-bounces@dpdk.org", "Sender": "\"dev\" <dev-bounces@dpdk.org>" }, "content": "From: Dana Vardi <danat@marvell.com>\n\nChange 'dsa_mode' to 'start_hdr' in config file\n\nSigned-off-by: Dana Vardi <danat@marvell.com>\nReviewed-by: Liron Himi <lironh@marvell.com>\n---\n doc/guides/nics/mvpp2.rst | 4 ++--\n drivers/net/mvpp2/mrvl_qos.c | 29 +++++++++++++++++++----------\n 2 files changed, 21 insertions(+), 12 deletions(-)", "diff": "diff --git a/doc/guides/nics/mvpp2.rst b/doc/guides/nics/mvpp2.rst\nindex 6dfd8c6ac9..8400fc9846 100644\n--- a/doc/guides/nics/mvpp2.rst\n+++ b/doc/guides/nics/mvpp2.rst\n@@ -216,7 +216,7 @@ Configuration syntax\n offset = <offset>\n \n [port <portnum> default]\n- dsa_mode = <dsa_mode>\n+ start_hdr = <start_hdr>\n default_tc = <default_tc>\n mapping_priority = <mapping_priority>\n \n@@ -261,7 +261,7 @@ Where:\n \n - ``<portnum>``: DPDK Port number (0..n).\n \n-- ``<dsa_mode>``: Indicate what is the dsa header mode (`none`, `dsa`, or `ext_dsa`).\n+- ``<start_hdr>``: Indicate what is the start header mode (`none` (eth), `dsa`, or `ext_dsa`).\n \n - ``<default_tc>``: Default traffic class (e.g. 0)\n \ndiff --git a/drivers/net/mvpp2/mrvl_qos.c b/drivers/net/mvpp2/mrvl_qos.c\nindex a3add540b8..e420c0cbc5 100644\n--- a/drivers/net/mvpp2/mrvl_qos.c\n+++ b/drivers/net/mvpp2/mrvl_qos.c\n@@ -20,9 +20,10 @@\n /* Parsing tokens. Defined conveniently, so that any correction is easy. */\n #define MRVL_TOK_DEFAULT \"default\"\n #define MRVL_TOK_DSA_MODE \"dsa_mode\"\n-#define MRVL_TOK_DSA_MODE_NONE \"none\"\n-#define MRVL_TOK_DSA_MODE_DSA \"dsa\"\n-#define MRVL_TOK_DSA_MODE_EXT_DSA \"ext_dsa\"\n+#define MRVL_TOK_START_HDR \"start_hdr\"\n+#define MRVL_TOK_START_HDR_NONE \"none\"\n+#define MRVL_TOK_START_HDR_DSA \"dsa\"\n+#define MRVL_TOK_START_HDR_EXT_DSA \"ext_dsa\"\n #define MRVL_TOK_DEFAULT_TC \"default_tc\"\n #define MRVL_TOK_DSCP \"dscp\"\n #define MRVL_TOK_MAPPING_PRIORITY \"mapping_priority\"\n@@ -722,25 +723,33 @@ mrvl_get_cfg(const char *key __rte_unused, const char *path, void *extra_args)\n \t\t\tcontinue;\n \t\t}\n \n+\t\t/* MRVL_TOK_START_HDR replaces MRVL_TOK_DSA_MODE parameter.\n+\t\t * MRVL_TOK_DSA_MODE will be supported for backward\n+\t\t * compatibillity.\n+\t\t */\n \t\tentry = rte_cfgfile_get_entry(file, sec_name,\n+\t\t\t\tMRVL_TOK_START_HDR);\n+\t\t/* if start_hsr is missing, check if dsa_mode exist instead */\n+\t\tif (entry == NULL)\n+\t\t\tentry = rte_cfgfile_get_entry(file, sec_name,\n \t\t\t\tMRVL_TOK_DSA_MODE);\n \t\tif (entry) {\n-\t\t\tif (!strncmp(entry, MRVL_TOK_DSA_MODE_NONE,\n-\t\t\t\tsizeof(MRVL_TOK_DSA_MODE_NONE)))\n+\t\t\tif (!strncmp(entry, MRVL_TOK_START_HDR_NONE,\n+\t\t\t\tsizeof(MRVL_TOK_START_HDR_NONE)))\n \t\t\t\t(*cfg)->port[n].eth_start_hdr =\n \t\t\t\tPP2_PPIO_HDR_ETH;\n-\t\t\telse if (!strncmp(entry, MRVL_TOK_DSA_MODE_DSA,\n-\t\t\t\tsizeof(MRVL_TOK_DSA_MODE_DSA)))\n+\t\t\telse if (!strncmp(entry, MRVL_TOK_START_HDR_DSA,\n+\t\t\t\tsizeof(MRVL_TOK_START_HDR_DSA)))\n \t\t\t\t(*cfg)->port[n].eth_start_hdr =\n \t\t\t\tPP2_PPIO_HDR_ETH_DSA;\n-\t\t\telse if (!strncmp(entry, MRVL_TOK_DSA_MODE_EXT_DSA,\n-\t\t\t\tsizeof(MRVL_TOK_DSA_MODE_EXT_DSA))) {\n+\t\t\telse if (!strncmp(entry, MRVL_TOK_START_HDR_EXT_DSA,\n+\t\t\t\tsizeof(MRVL_TOK_START_HDR_EXT_DSA))) {\n \t\t\t\t(*cfg)->port[n].eth_start_hdr =\n \t\t\t\tPP2_PPIO_HDR_ETH_EXT_DSA;\n \t\t\t} else {\n \t\t\t\tMRVL_LOG(ERR,\n \t\t\t\t\t\"Error in parsing %s value (%s)!\\n\",\n-\t\t\t\t\tMRVL_TOK_DSA_MODE, entry);\n+\t\t\t\t\tMRVL_TOK_START_HDR, entry);\n \t\t\t\treturn -1;\n \t\t\t}\n \t\t} else {\n", "prefixes": [ "v3", "29/34" ] }