Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/86772/?format=api
{ "id": 86772, "url": "http://patches.dpdk.org/api/patches/86772/?format=api", "web_url": "http://patches.dpdk.org/project/dpdk/patch/20210118093602.5449-3-pnalla@marvell.com/", "project": { "id": 1, "url": "http://patches.dpdk.org/api/projects/1/?format=api", "name": "DPDK", "link_name": "dpdk", "list_id": "dev.dpdk.org", "list_email": "dev@dpdk.org", "web_url": "http://core.dpdk.org", "scm_url": "git://dpdk.org/dpdk", "webscm_url": "http://git.dpdk.org/dpdk", "list_archive_url": "https://inbox.dpdk.org/dev", "list_archive_url_format": "https://inbox.dpdk.org/dev/{}", "commit_url_format": "" }, "msgid": "<20210118093602.5449-3-pnalla@marvell.com>", "list_archive_url": "https://inbox.dpdk.org/dev/20210118093602.5449-3-pnalla@marvell.com", "date": "2021-01-18T09:35:54", "name": "[v2,03/11] net/octeontx_ep: add device init and uninit", "commit_ref": null, "pull_url": null, "state": "changes-requested", "archived": true, "hash": "30356c602d714c8d6a59e3f85ba9fde4b02bd73a", "submitter": { "id": 2074, "url": "http://patches.dpdk.org/api/people/2074/?format=api", "name": "Pradeep Nalla", "email": "pnalla@marvell.com" }, "delegate": { "id": 319, "url": "http://patches.dpdk.org/api/users/319/?format=api", "username": "fyigit", "first_name": "Ferruh", "last_name": "Yigit", "email": "ferruh.yigit@amd.com" }, "mbox": "http://patches.dpdk.org/project/dpdk/patch/20210118093602.5449-3-pnalla@marvell.com/mbox/", "series": [ { "id": 14807, "url": "http://patches.dpdk.org/api/series/14807/?format=api", "web_url": "http://patches.dpdk.org/project/dpdk/list/?series=14807", "date": "2021-01-18T09:35:53", "name": "[v2,01/11] net/octeontx_ep: add build and doc infrastructure", "version": 2, "mbox": "http://patches.dpdk.org/series/14807/mbox/" } ], "comments": "http://patches.dpdk.org/api/patches/86772/comments/", "check": "success", "checks": "http://patches.dpdk.org/api/patches/86772/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<dev-bounces@dpdk.org>", "X-Original-To": "patchwork@inbox.dpdk.org", "Delivered-To": "patchwork@inbox.dpdk.org", "Received": [ "from mails.dpdk.org (mails.dpdk.org [217.70.189.124])\n\tby inbox.dpdk.org (Postfix) with ESMTP id 913D7A0A03;\n\tMon, 18 Jan 2021 10:37:26 +0100 (CET)", "from [217.70.189.124] (localhost [127.0.0.1])\n\tby mails.dpdk.org (Postfix) with ESMTP id 6BBAA140D34;\n\tMon, 18 Jan 2021 10:37:12 +0100 (CET)", "from mx0b-0016f401.pphosted.com (mx0b-0016f401.pphosted.com\n [67.231.156.173])\n by mails.dpdk.org (Postfix) with ESMTP id 68B0A140D0A\n for <dev@dpdk.org>; Mon, 18 Jan 2021 10:37:08 +0100 (CET)", "from pps.filterd (m0045851.ppops.net [127.0.0.1])\n by mx0b-0016f401.pphosted.com (8.16.0.43/8.16.0.43) with SMTP id\n 10I9QqGb001601; Mon, 18 Jan 2021 01:37:07 -0800", "from dc5-exch01.marvell.com ([199.233.59.181])\n by mx0b-0016f401.pphosted.com with ESMTP id 3640hsu1xj-3\n (version=TLSv1.2 cipher=ECDHE-RSA-AES256-SHA384 bits=256 verify=NOT);\n Mon, 18 Jan 2021 01:37:07 -0800", "from SC-EXCH01.marvell.com (10.93.176.81) by DC5-EXCH01.marvell.com\n (10.69.176.38) with Microsoft SMTP Server (TLS) id 15.0.1497.2;\n Mon, 18 Jan 2021 01:37:05 -0800", "from DC5-EXCH02.marvell.com (10.69.176.39) by SC-EXCH01.marvell.com\n (10.93.176.81) with Microsoft SMTP Server (TLS) id 15.0.1497.2;\n Mon, 18 Jan 2021 01:37:04 -0800", "from maili.marvell.com (10.69.176.80) by DC5-EXCH02.marvell.com\n (10.69.176.39) with Microsoft SMTP Server id 15.0.1497.2 via Frontend\n Transport; Mon, 18 Jan 2021 01:37:04 -0800", "from localhost.localdomain (unknown [10.111.145.157])\n by maili.marvell.com (Postfix) with ESMTP id 6D7423F7041;\n Mon, 18 Jan 2021 01:37:04 -0800 (PST)" ], "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=marvell.com;\n h=from : to : cc :\n subject : date : message-id : in-reply-to : references : mime-version :\n content-type; s=pfpt0220; bh=ArEq+trxBE4KVZDUUTwGlYABH/E2uRwvNVt7Nj4oRQY=;\n b=CluNkv+hjqhIA83Wa1lkxDK8R9v6397NHzIOZeJC66RN8nRWQy8II3GMIqJWJjRldj5I\n etij7EFLU1PHaRTsiSChkWxNS9/tx90a7Lw2SMqvJ0nRZ3lsUH62VxJ6p9uDhSzFFlQx\n RIiT2HYvg8aK2uATJlUFi2qsaKUGyzUbTe/MQR+gMfhRBAPb1iC+qy+Ndwrg2j6DKd/W\n waXUDYxu+4bO24gu7ZjufnxqlvLgzHtkHBL/0TWF3YrKGUUhHFCu6IkllGN4VaOGw/SA\n HBbFfDX6hUi/CWTBkcknOUR438TWKC9C+enDq4CvlxcgNLk1Q7yd5G7OSv7Sztyt8WnD JA==", "From": "Nalla Pradeep <pnalla@marvell.com>", "To": "Nalla Pradeep <pnalla@marvell.com>, Radha Mohan Chintakuntla\n <radhac@marvell.com>, Veerasenareddy Burru <vburru@marvell.com>, \"Anatoly\n Burakov\" <anatoly.burakov@intel.com>", "CC": "<jerinj@marvell.com>, <dev@dpdk.org>, <sburla@marvell.com>", "Date": "Mon, 18 Jan 2021 09:35:54 +0000", "Message-ID": "<20210118093602.5449-3-pnalla@marvell.com>", "X-Mailer": "git-send-email 2.17.1", "In-Reply-To": "<20210118093602.5449-1-pnalla@marvell.com>", "References": "<20210118093602.5449-1-pnalla@marvell.com>", "MIME-Version": "1.0", "Content-Type": "text/plain", "X-Proofpoint-Virus-Version": "vendor=fsecure engine=2.50.10434:6.0.343, 18.0.737\n definitions=2021-01-18_07:2021-01-15,\n 2021-01-18 signatures=0", "Subject": "[dpdk-dev] [PATCH v2 03/11] net/octeontx_ep: add device init and\n uninit", "X-BeenThere": "dev@dpdk.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "DPDK patches and discussions <dev.dpdk.org>", "List-Unsubscribe": "<https://mails.dpdk.org/options/dev>,\n <mailto:dev-request@dpdk.org?subject=unsubscribe>", "List-Archive": "<http://mails.dpdk.org/archives/dev/>", "List-Post": "<mailto:dev@dpdk.org>", "List-Help": "<mailto:dev-request@dpdk.org?subject=help>", "List-Subscribe": "<https://mails.dpdk.org/listinfo/dev>,\n <mailto:dev-request@dpdk.org?subject=subscribe>", "Errors-To": "dev-bounces@dpdk.org", "Sender": "\"dev\" <dev-bounces@dpdk.org>" }, "content": "Add basic init and uninit function which includes\ninitializing fields of ethdev private structure.\n\nSigned-off-by: Nalla Pradeep <pnalla@marvell.com>\n---\n drivers/net/octeontx_ep/otx_ep_common.h | 19 +++++-\n drivers/net/octeontx_ep/otx_ep_ethdev.c | 88 +++++++++++++++++++++++--\n 2 files changed, 101 insertions(+), 6 deletions(-)", "diff": "diff --git a/drivers/net/octeontx_ep/otx_ep_common.h b/drivers/net/octeontx_ep/otx_ep_common.h\nindex 3fa2de9ab3..1c31ea8de2 100644\n--- a/drivers/net/octeontx_ep/otx_ep_common.h\n+++ b/drivers/net/octeontx_ep/otx_ep_common.h\n@@ -4,11 +4,28 @@\n #ifndef _OTX_EP_COMMON_H_\n #define _OTX_EP_COMMON_H_\n \n+#define otx_ep_printf(level, fmt, args...)\t\t\\\n+\trte_log(RTE_LOG_ ## level, RTE_LOGTYPE_PMD,\t\t\\\n+\t\t fmt, ##args)\n+\n+#define otx_ep_info(fmt, args...)\t\t\t\t\\\n+\totx_ep_printf(INFO, fmt, ##args)\n+\n+#define otx_ep_err(fmt, args...)\t\t\t\t\\\n+\totx_ep_printf(ERR, fmt, ##args)\n+\n+#define otx_ep_dbg(fmt, args...)\t\t\t\t\\\n+\totx_ep_printf(DEBUG, fmt, ##args)\n+\n /* OTX_EP EP VF device data structure */\n struct otx_ep_device {\n \t/* PCI device pointer */\n \tstruct rte_pci_device *pdev;\n-\n+\tuint16_t chip_id;\n \tstruct rte_eth_dev *eth_dev;\n+\tint port_id;\n+\t/* Memory mapped h/w address */\n+\tuint8_t *hw_addr;\n+\tint port_configured;\n };\n #endif /* _OTX_EP_COMMON_H_ */\ndiff --git a/drivers/net/octeontx_ep/otx_ep_ethdev.c b/drivers/net/octeontx_ep/otx_ep_ethdev.c\nindex 4eb75a2765..a1afdfab67 100644\n--- a/drivers/net/octeontx_ep/otx_ep_ethdev.c\n+++ b/drivers/net/octeontx_ep/otx_ep_ethdev.c\n@@ -10,20 +10,99 @@\n #include \"otx_ep_common.h\"\n #include \"otx_ep_vf.h\"\n \n+#define OTX_EP_DEV(_eth_dev) ((_eth_dev)->data->dev_private)\n+static int\n+otx_ep_chip_specific_setup(struct otx_ep_device *otx_epvf)\n+{\n+\tstruct rte_pci_device *pdev = otx_epvf->pdev;\n+\tuint32_t dev_id = pdev->id.device_id;\n+\tint ret;\n+\n+\tswitch (dev_id) {\n+\tcase PCI_DEVID_OCTEONTX_EP_VF:\n+\t\totx_epvf->chip_id = dev_id;\n+\t\tbreak;\n+\tcase PCI_DEVID_OCTEONTX2_EP_NET_VF:\n+\tcase PCI_DEVID_CN98XX_EP_NET_VF:\n+\t\totx_epvf->chip_id = dev_id;\n+\t\tbreak;\n+\tdefault:\n+\t\totx_ep_err(\"Unsupported device\\n\");\n+\t\tret = -EINVAL;\n+\t}\n+\n+\tif (!ret)\n+\t\totx_ep_info(\"OTX_EP dev_id[%d]\\n\", dev_id);\n+\n+\treturn ret;\n+}\n+\n+/* OTX_EP VF device initialization */\n+static int\n+otx_epdev_init(struct otx_ep_device *otx_epvf)\n+{\n+\tif (otx_ep_chip_specific_setup(otx_epvf)) {\n+\t\totx_ep_err(\"Chip specific setup failed\\n\");\n+\t\tgoto setup_fail;\n+\t}\n+\n+\treturn 0;\n+\n+setup_fail:\n+\treturn -ENOMEM;\n+}\n+\n static int\n otx_ep_eth_dev_uninit(struct rte_eth_dev *eth_dev)\n {\n-\tRTE_SET_USED(eth_dev);\n+\tstruct otx_ep_device *otx_epvf = OTX_EP_DEV(eth_dev);\n+\n+\tif (rte_eal_process_type() != RTE_PROC_PRIMARY)\n+\t\treturn 0;\n+\totx_epvf->port_configured = 0;\n+\n+\tif (eth_dev->data->mac_addrs != NULL)\n+\t\trte_free(eth_dev->data->mac_addrs);\n \n-\treturn -ENODEV;\n+\treturn 0;\n }\n \n static int\n otx_ep_eth_dev_init(struct rte_eth_dev *eth_dev)\n {\n-\tRTE_SET_USED(eth_dev);\n+\tstruct rte_pci_device *pdev = RTE_ETH_DEV_TO_PCI(eth_dev);\n+\tstruct otx_ep_device *otx_epvf = OTX_EP_DEV(eth_dev);\n+\tunsigned char vf_mac_addr[RTE_ETHER_ADDR_LEN];\n \n-\treturn -ENODEV;\n+\t/* Single process support */\n+\tif (rte_eal_process_type() != RTE_PROC_PRIMARY)\n+\t\treturn 0;\n+\n+\trte_eth_copy_pci_info(eth_dev, pdev);\n+\n+\tif (pdev->mem_resource[0].addr) {\n+\t\totx_ep_info(\"OTX_EP BAR0 is mapped:\\n\");\n+\t} else {\n+\t\totx_ep_err(\"OTX_EP: Failed to map device BARs\\n\");\n+\t\totx_ep_err(\"BAR0 %p\\n\", pdev->mem_resource[0].addr);\n+\t\treturn -ENODEV;\n+\t}\n+\totx_epvf->eth_dev = eth_dev;\n+\totx_epvf->port_id = eth_dev->data->port_id;\n+\teth_dev->data->mac_addrs = rte_zmalloc(\"otx_ep\", RTE_ETHER_ADDR_LEN, 0);\n+\tif (eth_dev->data->mac_addrs == NULL) {\n+\t\totx_ep_err(\"MAC addresses memory allocation failed\\n\");\n+\t\treturn -ENOMEM;\n+\t}\n+\trte_eth_random_addr(vf_mac_addr);\n+\tmemcpy(eth_dev->data->mac_addrs, vf_mac_addr, RTE_ETHER_ADDR_LEN);\n+\totx_epvf->hw_addr = pdev->mem_resource[0].addr;\n+\totx_epvf->pdev = pdev;\n+\n+\totx_epdev_init(otx_epvf);\n+\totx_epvf->port_configured = 0;\n+\n+\treturn 0;\n }\n \n static int\n@@ -42,7 +121,6 @@ otx_ep_eth_dev_pci_remove(struct rte_pci_device *pci_dev)\n \t\t\t\t\t otx_ep_eth_dev_uninit);\n }\n \n-\n /* Set of PCI devices this driver supports */\n static const struct rte_pci_id pci_id_otx_ep_map[] = {\n \t{ RTE_PCI_DEVICE(PCI_VENDOR_ID_CAVIUM, PCI_DEVID_OCTEONTX_EP_VF) },\n", "prefixes": [ "v2", "03/11" ] }