Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/79630/?format=api
{ "id": 79630, "url": "http://patches.dpdk.org/api/patches/79630/?format=api", "web_url": "http://patches.dpdk.org/project/dpdk/patch/20201005120910.189343-13-jiawenwu@trustnetic.com/", "project": { "id": 1, "url": "http://patches.dpdk.org/api/projects/1/?format=api", "name": "DPDK", "link_name": "dpdk", "list_id": "dev.dpdk.org", "list_email": "dev@dpdk.org", "web_url": "http://core.dpdk.org", "scm_url": "git://dpdk.org/dpdk", "webscm_url": "http://git.dpdk.org/dpdk", "list_archive_url": "https://inbox.dpdk.org/dev", "list_archive_url_format": "https://inbox.dpdk.org/dev/{}", "commit_url_format": "" }, "msgid": "<20201005120910.189343-13-jiawenwu@trustnetic.com>", "list_archive_url": "https://inbox.dpdk.org/dev/20201005120910.189343-13-jiawenwu@trustnetic.com", "date": "2020-10-05T12:08:26", "name": "[v2,12/56] net/txgbe: add info get operation", "commit_ref": null, "pull_url": null, "state": "changes-requested", "archived": true, "hash": "2b604a13ca10c79d13864645a2a2195ba5405253", "submitter": { "id": 1932, "url": "http://patches.dpdk.org/api/people/1932/?format=api", "name": "Jiawen Wu", "email": "jiawenwu@trustnetic.com" }, "delegate": { "id": 319, "url": "http://patches.dpdk.org/api/users/319/?format=api", "username": "fyigit", "first_name": "Ferruh", "last_name": "Yigit", "email": "ferruh.yigit@amd.com" }, "mbox": "http://patches.dpdk.org/project/dpdk/patch/20201005120910.189343-13-jiawenwu@trustnetic.com/mbox/", "series": [ { "id": 12690, "url": "http://patches.dpdk.org/api/series/12690/?format=api", "web_url": "http://patches.dpdk.org/project/dpdk/list/?series=12690", "date": "2020-10-05T12:08:14", "name": "net: txgbe PMD", "version": 2, "mbox": "http://patches.dpdk.org/series/12690/mbox/" } ], "comments": "http://patches.dpdk.org/api/patches/79630/comments/", "check": "warning", "checks": "http://patches.dpdk.org/api/patches/79630/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<dev-bounces@dpdk.org>", "X-Original-To": "patchwork@inbox.dpdk.org", "Delivered-To": "patchwork@inbox.dpdk.org", "Received": [ "from dpdk.org (dpdk.org [92.243.14.124])\n\tby inbox.dpdk.org (Postfix) with ESMTP id 2A2E0A04B1;\n\tMon, 5 Oct 2020 14:14:06 +0200 (CEST)", "from [92.243.14.124] (localhost [127.0.0.1])\n\tby dpdk.org (Postfix) with ESMTP id BE9EF1BBFD;\n\tMon, 5 Oct 2020 14:09:10 +0200 (CEST)", "from smtpbgbr2.qq.com (smtpbgbr2.qq.com [54.207.22.56])\n by dpdk.org (Postfix) with ESMTP id 005301BA7F\n for <dev@dpdk.org>; Mon, 5 Oct 2020 14:08:59 +0200 (CEST)", "from localhost.localdomain.com (unknown [183.129.236.74])\n by esmtp6.qq.com (ESMTP) with\n id ; Mon, 05 Oct 2020 20:08:54 +0800 (CST)" ], "X-QQ-mid": "bizesmtp9t1601899734tswqakg2j", "X-QQ-SSF": "01400000002000C0C000B00A0000000", "X-QQ-FEAT": "LzglcAsB9ukrcRaBXlXuIZu2+fea5cqBrCkZwooeBqxk0DCRIfUJGjzx6buyL\n 83hKvPPD8VN7OFEUD8SSy85VpAC19B8Rs5peT5x2fbfEjAi5upb2ZRKpoBm7RlpA7t8zsAY\n kQhvw1H0F+GQ1N22OiBUI74BEJpMtdKSBrYajhoxnYhbVTt12GqwQL/LXonoGrCW+tvPJWL\n lpwW+glzdvoqHItkJXg6OeooScFVGpUr/d/XVr7WGkWFgMwOYlDl9bVAFUBTmprk9MjImR9\n zMIs0SY68DUOutd07nnnu1eRtvsq213CgghiMB7oHNZuLFcmO3siUFNEtAE+ubToIGMOvdM\n kb5bkTxNWBJFN64z/zCDkvNM1HX4A==", "X-QQ-GoodBg": "2", "From": "Jiawen Wu <jiawenwu@trustnetic.com>", "To": "dev@dpdk.org", "Cc": "jiawenwu <jiawenwu@trustnetic.com>", "Date": "Mon, 5 Oct 2020 20:08:26 +0800", "Message-Id": "<20201005120910.189343-13-jiawenwu@trustnetic.com>", "X-Mailer": "git-send-email 2.18.4", "In-Reply-To": "<20201005120910.189343-1-jiawenwu@trustnetic.com>", "References": "<20201005120910.189343-1-jiawenwu@trustnetic.com>", "X-QQ-SENDSIZE": "520", "Feedback-ID": "bizesmtp:trustnetic.com:qybgforeign:qybgforeign6", "X-QQ-Bgrelay": "1", "Subject": "[dpdk-dev] [PATCH v2 12/56] net/txgbe: add info get operation", "X-BeenThere": "dev@dpdk.org", "X-Mailman-Version": "2.1.15", "Precedence": "list", "List-Id": "DPDK patches and discussions <dev.dpdk.org>", "List-Unsubscribe": "<https://mails.dpdk.org/options/dev>,\n <mailto:dev-request@dpdk.org?subject=unsubscribe>", "List-Archive": "<http://mails.dpdk.org/archives/dev/>", "List-Post": "<mailto:dev@dpdk.org>", "List-Help": "<mailto:dev-request@dpdk.org?subject=help>", "List-Subscribe": "<https://mails.dpdk.org/listinfo/dev>,\n <mailto:dev-request@dpdk.org?subject=subscribe>", "Errors-To": "dev-bounces@dpdk.org", "Sender": "\"dev\" <dev-bounces@dpdk.org>" }, "content": "From: jiawenwu <jiawenwu@trustnetic.com>\n\nAdd device information get operation.\n\nSigned-off-by: jiawenwu <jiawenwu@trustnetic.com>\n---\n doc/guides/nics/features/txgbe.ini | 1 +\n drivers/net/txgbe/base/txgbe_hw.c | 7 +-\n drivers/net/txgbe/base/txgbe_type.h | 2 +\n drivers/net/txgbe/meson.build | 1 +\n drivers/net/txgbe/txgbe_ethdev.c | 79 +++++++++++++++++++\n drivers/net/txgbe/txgbe_ethdev.h | 31 ++++++++\n drivers/net/txgbe/txgbe_rxtx.c | 114 ++++++++++++++++++++++++++++\n drivers/net/txgbe/txgbe_rxtx.h | 15 ++++\n 8 files changed, 249 insertions(+), 1 deletion(-)\n create mode 100644 drivers/net/txgbe/txgbe_rxtx.c\n create mode 100644 drivers/net/txgbe/txgbe_rxtx.h", "diff": "diff --git a/doc/guides/nics/features/txgbe.ini b/doc/guides/nics/features/txgbe.ini\nindex 76c43c7f1..2fc202c3a 100644\n--- a/doc/guides/nics/features/txgbe.ini\n+++ b/doc/guides/nics/features/txgbe.ini\n@@ -4,6 +4,7 @@\n ; Refer to default.ini for the full list of available PMD features.\n ;\n [Features]\n+Speed capabilities = Y\n Linux UIO = Y\n Linux VFIO = Y\n ARMv8 = Y\ndiff --git a/drivers/net/txgbe/base/txgbe_hw.c b/drivers/net/txgbe/base/txgbe_hw.c\nindex 494bf159d..084879331 100644\n--- a/drivers/net/txgbe/base/txgbe_hw.c\n+++ b/drivers/net/txgbe/base/txgbe_hw.c\n@@ -8,6 +8,8 @@\n #include \"txgbe_mng.h\"\n #include \"txgbe_hw.h\"\n \n+#define TXGBE_RAPTOR_MAX_TX_QUEUES 128\n+#define TXGBE_RAPTOR_MAX_RX_QUEUES 128\n #define TXGBE_RAPTOR_RAR_ENTRIES 128\n \n /**\n@@ -308,7 +310,6 @@ s32 txgbe_init_ops_pf(struct txgbe_hw *hw)\n \t/* MAC */\n \tmac->init_hw = txgbe_init_hw;\n \tmac->reset_hw = txgbe_reset_hw;\n-\tmac->num_rar_entries\t= TXGBE_RAPTOR_RAR_ENTRIES;\n \n \t/* EEPROM */\n \trom->init_params = txgbe_init_eeprom_params;\n@@ -324,6 +325,10 @@ s32 txgbe_init_ops_pf(struct txgbe_hw *hw)\n \trom->update_checksum = txgbe_update_eeprom_checksum;\n \trom->calc_checksum = txgbe_calc_eeprom_checksum;\n \n+\tmac->num_rar_entries\t= TXGBE_RAPTOR_RAR_ENTRIES;\n+\tmac->max_rx_queues\t= TXGBE_RAPTOR_MAX_RX_QUEUES;\n+\tmac->max_tx_queues\t= TXGBE_RAPTOR_MAX_TX_QUEUES;\n+\n \treturn 0;\n }\n \ndiff --git a/drivers/net/txgbe/base/txgbe_type.h b/drivers/net/txgbe/base/txgbe_type.h\nindex 3975ef549..c0bf7cc23 100644\n--- a/drivers/net/txgbe/base/txgbe_type.h\n+++ b/drivers/net/txgbe/base/txgbe_type.h\n@@ -316,6 +316,8 @@ struct txgbe_mac_info {\n \tu16 wwpn_prefix;\n \n \tu32 num_rar_entries;\n+\tu32 max_tx_queues;\n+\tu32 max_rx_queues;\n \n \tu8 san_mac_rar_index;\n \tu64 orig_autoc; /* cached value of AUTOC */\ndiff --git a/drivers/net/txgbe/meson.build b/drivers/net/txgbe/meson.build\nindex 295f39296..3c11d5e33 100644\n--- a/drivers/net/txgbe/meson.build\n+++ b/drivers/net/txgbe/meson.build\n@@ -6,6 +6,7 @@ objs = [base_objs]\n \n sources = files(\n \t'txgbe_ethdev.c',\n+\t'txgbe_rxtx.c',\n )\n \n includes += include_directories('base')\ndiff --git a/drivers/net/txgbe/txgbe_ethdev.c b/drivers/net/txgbe/txgbe_ethdev.c\nindex d3d7533cc..7ad1eae2a 100644\n--- a/drivers/net/txgbe/txgbe_ethdev.c\n+++ b/drivers/net/txgbe/txgbe_ethdev.c\n@@ -14,6 +14,7 @@\n #include \"txgbe_logs.h\"\n #include \"base/txgbe.h\"\n #include \"txgbe_ethdev.h\"\n+#include \"txgbe_rxtx.h\"\n \n static void txgbe_dev_close(struct rte_eth_dev *dev);\n \n@@ -26,6 +27,20 @@ static const struct rte_pci_id pci_id_txgbe_map[] = {\n \t{ .vendor_id = 0, /* sentinel */ },\n };\n \n+static const struct rte_eth_desc_lim rx_desc_lim = {\n+\t.nb_max = TXGBE_RING_DESC_MAX,\n+\t.nb_min = TXGBE_RING_DESC_MIN,\n+\t.nb_align = TXGBE_RXD_ALIGN,\n+};\n+\n+static const struct rte_eth_desc_lim tx_desc_lim = {\n+\t.nb_max = TXGBE_RING_DESC_MAX,\n+\t.nb_min = TXGBE_RING_DESC_MIN,\n+\t.nb_align = TXGBE_TXD_ALIGN,\n+\t.nb_seg_max = TXGBE_TX_MAX_SEG,\n+\t.nb_mtu_seg_max = TXGBE_TX_MAX_SEG,\n+};\n+\n static const struct eth_dev_ops txgbe_eth_dev_ops;\n \n static inline int\n@@ -263,7 +278,71 @@ txgbe_dev_close(struct rte_eth_dev *dev)\n \tdev->data->hash_mac_addrs = NULL;\n }\n \n+static int\n+txgbe_dev_info_get(struct rte_eth_dev *dev, struct rte_eth_dev_info *dev_info)\n+{\n+\tstruct rte_pci_device *pci_dev = RTE_ETH_DEV_TO_PCI(dev);\n+\tstruct txgbe_hw *hw = TXGBE_DEV_HW(dev);\n+\n+\tdev_info->max_rx_queues = (uint16_t)hw->mac.max_rx_queues;\n+\tdev_info->max_tx_queues = (uint16_t)hw->mac.max_tx_queues;\n+\tdev_info->min_rx_bufsize = 1024;\n+\tdev_info->max_rx_pktlen = 15872;\n+\tdev_info->max_mac_addrs = hw->mac.num_rar_entries;\n+\tdev_info->max_hash_mac_addrs = TXGBE_VMDQ_NUM_UC_MAC;\n+\tdev_info->max_vfs = pci_dev->max_vfs;\n+\tdev_info->max_vmdq_pools = ETH_64_POOLS;\n+\tdev_info->vmdq_queue_num = dev_info->max_rx_queues;\n+\tdev_info->rx_queue_offload_capa = txgbe_get_rx_queue_offloads(dev);\n+\tdev_info->rx_offload_capa = (txgbe_get_rx_port_offloads(dev) |\n+\t\t\t\t dev_info->rx_queue_offload_capa);\n+\tdev_info->tx_queue_offload_capa = txgbe_get_tx_queue_offloads(dev);\n+\tdev_info->tx_offload_capa = txgbe_get_tx_port_offloads(dev);\n+\n+\tdev_info->default_rxconf = (struct rte_eth_rxconf) {\n+\t\t.rx_thresh = {\n+\t\t\t.pthresh = TXGBE_DEFAULT_RX_PTHRESH,\n+\t\t\t.hthresh = TXGBE_DEFAULT_RX_HTHRESH,\n+\t\t\t.wthresh = TXGBE_DEFAULT_RX_WTHRESH,\n+\t\t},\n+\t\t.rx_free_thresh = TXGBE_DEFAULT_RX_FREE_THRESH,\n+\t\t.rx_drop_en = 0,\n+\t\t.offloads = 0,\n+\t};\n+\n+\tdev_info->default_txconf = (struct rte_eth_txconf) {\n+\t\t.tx_thresh = {\n+\t\t\t.pthresh = TXGBE_DEFAULT_TX_PTHRESH,\n+\t\t\t.hthresh = TXGBE_DEFAULT_TX_HTHRESH,\n+\t\t\t.wthresh = TXGBE_DEFAULT_TX_WTHRESH,\n+\t\t},\n+\t\t.tx_free_thresh = TXGBE_DEFAULT_TX_FREE_THRESH,\n+\t\t.offloads = 0,\n+\t};\n+\n+\tdev_info->rx_desc_lim = rx_desc_lim;\n+\tdev_info->tx_desc_lim = tx_desc_lim;\n+\n+\tdev_info->hash_key_size = TXGBE_HKEY_MAX_INDEX * sizeof(uint32_t);\n+\tdev_info->reta_size = ETH_RSS_RETA_SIZE_128;\n+\tdev_info->flow_type_rss_offloads = TXGBE_RSS_OFFLOAD_ALL;\n+\n+\tdev_info->speed_capa = ETH_LINK_SPEED_1G | ETH_LINK_SPEED_10G;\n+\tdev_info->speed_capa |= ETH_LINK_SPEED_100M;\n+\n+\t/* Driver-preferred Rx/Tx parameters */\n+\tdev_info->default_rxportconf.burst_size = 32;\n+\tdev_info->default_txportconf.burst_size = 32;\n+\tdev_info->default_rxportconf.nb_queues = 1;\n+\tdev_info->default_txportconf.nb_queues = 1;\n+\tdev_info->default_rxportconf.ring_size = 256;\n+\tdev_info->default_txportconf.ring_size = 256;\n+\n+\treturn 0;\n+}\n+\n static const struct eth_dev_ops txgbe_eth_dev_ops = {\n+\t.dev_infos_get = txgbe_dev_info_get,\n };\n \n RTE_PMD_REGISTER_PCI(net_txgbe, rte_txgbe_pmd);\ndiff --git a/drivers/net/txgbe/txgbe_ethdev.h b/drivers/net/txgbe/txgbe_ethdev.h\nindex 5db03ba20..c81528295 100644\n--- a/drivers/net/txgbe/txgbe_ethdev.h\n+++ b/drivers/net/txgbe/txgbe_ethdev.h\n@@ -7,6 +7,23 @@\n \n #include \"base/txgbe.h\"\n \n+/*\n+ * Defines that were not part of txgbe_type.h as they are not used by the\n+ * FreeBSD driver.\n+ */\n+#define TXGBE_HKEY_MAX_INDEX 10\n+\n+#define TXGBE_RSS_OFFLOAD_ALL ( \\\n+\tETH_RSS_IPV4 | \\\n+\tETH_RSS_NONFRAG_IPV4_TCP | \\\n+\tETH_RSS_NONFRAG_IPV4_UDP | \\\n+\tETH_RSS_IPV6 | \\\n+\tETH_RSS_NONFRAG_IPV6_TCP | \\\n+\tETH_RSS_NONFRAG_IPV6_UDP | \\\n+\tETH_RSS_IPV6_EX | \\\n+\tETH_RSS_IPV6_TCP_EX | \\\n+\tETH_RSS_IPV6_UDP_EX)\n+\n /*\n * Structure to store private data for each driver instance (for each port).\n */\n@@ -18,4 +35,18 @@ struct txgbe_adapter {\n \t(&((struct txgbe_adapter *)(dev)->data->dev_private)->hw)\n \n #define TXGBE_VMDQ_NUM_UC_MAC 4096 /* Maximum nb. of UC MAC addr. */\n+\n+/*\n+ * Default values for RX/TX configuration\n+ */\n+#define TXGBE_DEFAULT_RX_FREE_THRESH 32\n+#define TXGBE_DEFAULT_RX_PTHRESH 8\n+#define TXGBE_DEFAULT_RX_HTHRESH 8\n+#define TXGBE_DEFAULT_RX_WTHRESH 0\n+\n+#define TXGBE_DEFAULT_TX_FREE_THRESH 32\n+#define TXGBE_DEFAULT_TX_PTHRESH 32\n+#define TXGBE_DEFAULT_TX_HTHRESH 0\n+#define TXGBE_DEFAULT_TX_WTHRESH 0\n+\n #endif /* _TXGBE_ETHDEV_H_ */\ndiff --git a/drivers/net/txgbe/txgbe_rxtx.c b/drivers/net/txgbe/txgbe_rxtx.c\nnew file mode 100644\nindex 000000000..3121b3fc8\n--- /dev/null\n+++ b/drivers/net/txgbe/txgbe_rxtx.c\n@@ -0,0 +1,114 @@\n+/* SPDX-License-Identifier: BSD-3-Clause\n+ * Copyright(c) 2015-2020\n+ */\n+\n+#include <sys/queue.h>\n+\n+#include <stdio.h>\n+#include <stdlib.h>\n+#include <string.h>\n+\n+#include <rte_common.h>\n+#include <rte_ethdev.h>\n+\n+#include \"txgbe_logs.h\"\n+#include \"base/txgbe.h\"\n+#include \"txgbe_ethdev.h\"\n+#include \"txgbe_rxtx.h\"\n+\n+static int\n+txgbe_is_vf(struct rte_eth_dev *dev)\n+{\n+\tstruct txgbe_hw *hw = TXGBE_DEV_HW(dev);\n+\n+\tswitch (hw->mac.type) {\n+\tcase txgbe_mac_raptor_vf:\n+\t\treturn 1;\n+\tdefault:\n+\t\treturn 0;\n+\t}\n+}\n+\n+uint64_t\n+txgbe_get_rx_queue_offloads(struct rte_eth_dev *dev __rte_unused)\n+{\n+\n+\treturn DEV_RX_OFFLOAD_VLAN_STRIP;\n+}\n+\n+uint64_t\n+txgbe_get_rx_port_offloads(struct rte_eth_dev *dev)\n+{\n+\tuint64_t offloads;\n+\tstruct txgbe_hw *hw = TXGBE_DEV_HW(dev);\n+\tstruct rte_eth_dev_sriov *sriov = &RTE_ETH_DEV_SRIOV(dev);\n+\n+\toffloads = DEV_RX_OFFLOAD_IPV4_CKSUM |\n+\t\t DEV_RX_OFFLOAD_UDP_CKSUM |\n+\t\t DEV_RX_OFFLOAD_TCP_CKSUM |\n+\t\t DEV_RX_OFFLOAD_KEEP_CRC |\n+\t\t DEV_RX_OFFLOAD_JUMBO_FRAME |\n+\t\t DEV_RX_OFFLOAD_VLAN_FILTER |\n+\t\t DEV_RX_OFFLOAD_RSS_HASH |\n+\t\t DEV_RX_OFFLOAD_SCATTER;\n+\n+\tif (!txgbe_is_vf(dev))\n+\t\toffloads |= (DEV_RX_OFFLOAD_VLAN_FILTER |\n+\t\t\t DEV_RX_OFFLOAD_QINQ_STRIP |\n+\t\t\t DEV_RX_OFFLOAD_VLAN_EXTEND);\n+\n+\t/*\n+\t * RSC is only supported by PF devices in a non-SR-IOV\n+\t * mode.\n+\t */\n+\tif ((hw->mac.type == txgbe_mac_raptor) &&\n+\t !sriov->active)\n+\t\toffloads |= DEV_RX_OFFLOAD_TCP_LRO;\n+\n+\tif (hw->mac.type == txgbe_mac_raptor)\n+\t\toffloads |= DEV_RX_OFFLOAD_MACSEC_STRIP;\n+\n+\toffloads |= DEV_RX_OFFLOAD_OUTER_IPV4_CKSUM;\n+\n+\treturn offloads;\n+}\n+\n+uint64_t\n+txgbe_get_tx_queue_offloads(struct rte_eth_dev *dev)\n+{\n+\tRTE_SET_USED(dev);\n+\n+\treturn 0;\n+}\n+\n+uint64_t\n+txgbe_get_tx_port_offloads(struct rte_eth_dev *dev)\n+{\n+\tuint64_t tx_offload_capa;\n+\n+\ttx_offload_capa =\n+\t\tDEV_TX_OFFLOAD_VLAN_INSERT |\n+\t\tDEV_TX_OFFLOAD_IPV4_CKSUM |\n+\t\tDEV_TX_OFFLOAD_UDP_CKSUM |\n+\t\tDEV_TX_OFFLOAD_TCP_CKSUM |\n+\t\tDEV_TX_OFFLOAD_SCTP_CKSUM |\n+\t\tDEV_TX_OFFLOAD_TCP_TSO |\n+\t\tDEV_TX_OFFLOAD_UDP_TSO\t |\n+\t\tDEV_TX_OFFLOAD_UDP_TNL_TSO\t|\n+\t\tDEV_TX_OFFLOAD_IP_TNL_TSO\t|\n+\t\tDEV_TX_OFFLOAD_VXLAN_TNL_TSO\t|\n+\t\tDEV_TX_OFFLOAD_GRE_TNL_TSO\t|\n+\t\tDEV_TX_OFFLOAD_IPIP_TNL_TSO\t|\n+\t\tDEV_TX_OFFLOAD_GENEVE_TNL_TSO\t|\n+\t\tDEV_TX_OFFLOAD_MULTI_SEGS;\n+\n+\tif (!txgbe_is_vf(dev))\n+\t\ttx_offload_capa |= DEV_TX_OFFLOAD_QINQ_INSERT;\n+\n+\ttx_offload_capa |= DEV_TX_OFFLOAD_MACSEC_INSERT;\n+\n+\ttx_offload_capa |= DEV_TX_OFFLOAD_OUTER_IPV4_CKSUM;\n+\n+\treturn tx_offload_capa;\n+}\n+\ndiff --git a/drivers/net/txgbe/txgbe_rxtx.h b/drivers/net/txgbe/txgbe_rxtx.h\nnew file mode 100644\nindex 000000000..9488c2b75\n--- /dev/null\n+++ b/drivers/net/txgbe/txgbe_rxtx.h\n@@ -0,0 +1,15 @@\n+/* SPDX-License-Identifier: BSD-3-Clause\n+ * Copyright(c) 2015-2020\n+ */\n+\n+#ifndef _TXGBE_RXTX_H_\n+#define _TXGBE_RXTX_H_\n+\n+#define TXGBE_TX_MAX_SEG 40\n+\n+uint64_t txgbe_get_tx_port_offloads(struct rte_eth_dev *dev);\n+uint64_t txgbe_get_rx_queue_offloads(struct rte_eth_dev *dev);\n+uint64_t txgbe_get_rx_port_offloads(struct rte_eth_dev *dev);\n+uint64_t txgbe_get_tx_queue_offloads(struct rte_eth_dev *dev);\n+\n+#endif /* _TXGBE_RXTX_H_ */\n", "prefixes": [ "v2", "12/56" ] }