get:
Show a patch.

patch:
Update a patch.

put:
Update a patch.

GET /api/patches/71437/?format=api
HTTP 200 OK
Allow: GET, PUT, PATCH, HEAD, OPTIONS
Content-Type: application/json
Vary: Accept

{
    "id": 71437,
    "url": "http://patches.dpdk.org/api/patches/71437/?format=api",
    "web_url": "http://patches.dpdk.org/project/dpdk/patch/20200612132934.16488-46-somnath.kotur@broadcom.com/",
    "project": {
        "id": 1,
        "url": "http://patches.dpdk.org/api/projects/1/?format=api",
        "name": "DPDK",
        "link_name": "dpdk",
        "list_id": "dev.dpdk.org",
        "list_email": "dev@dpdk.org",
        "web_url": "http://core.dpdk.org",
        "scm_url": "git://dpdk.org/dpdk",
        "webscm_url": "http://git.dpdk.org/dpdk",
        "list_archive_url": "https://inbox.dpdk.org/dev",
        "list_archive_url_format": "https://inbox.dpdk.org/dev/{}",
        "commit_url_format": ""
    },
    "msgid": "<20200612132934.16488-46-somnath.kotur@broadcom.com>",
    "list_archive_url": "https://inbox.dpdk.org/dev/20200612132934.16488-46-somnath.kotur@broadcom.com",
    "date": "2020-06-12T13:29:29",
    "name": "[45/50] net/bnxt: add support for vf rep and stat templates",
    "commit_ref": null,
    "pull_url": null,
    "state": "superseded",
    "archived": true,
    "hash": "0c8d93aa53e58c7dbbb2a1197ef39f6091063ba1",
    "submitter": {
        "id": 908,
        "url": "http://patches.dpdk.org/api/people/908/?format=api",
        "name": "Somnath Kotur",
        "email": "somnath.kotur@broadcom.com"
    },
    "delegate": {
        "id": 1766,
        "url": "http://patches.dpdk.org/api/users/1766/?format=api",
        "username": "ajitkhaparde",
        "first_name": "Ajit",
        "last_name": "Khaparde",
        "email": "ajit.khaparde@broadcom.com"
    },
    "mbox": "http://patches.dpdk.org/project/dpdk/patch/20200612132934.16488-46-somnath.kotur@broadcom.com/mbox/",
    "series": [
        {
            "id": 10436,
            "url": "http://patches.dpdk.org/api/series/10436/?format=api",
            "web_url": "http://patches.dpdk.org/project/dpdk/list/?series=10436",
            "date": "2020-06-12T13:28:44",
            "name": "add features for host-based flow management",
            "version": 1,
            "mbox": "http://patches.dpdk.org/series/10436/mbox/"
        }
    ],
    "comments": "http://patches.dpdk.org/api/patches/71437/comments/",
    "check": "fail",
    "checks": "http://patches.dpdk.org/api/patches/71437/checks/",
    "tags": {},
    "related": [],
    "headers": {
        "Return-Path": "<dev-bounces@dpdk.org>",
        "X-Original-To": "patchwork@inbox.dpdk.org",
        "Delivered-To": "patchwork@inbox.dpdk.org",
        "Received": [
            "from dpdk.org (dpdk.org [92.243.14.124])\n\tby inbox.dpdk.org (Postfix) with ESMTP id E9425A00BE;\n\tFri, 12 Jun 2020 15:51:19 +0200 (CEST)",
            "from [92.243.14.124] (localhost [127.0.0.1])\n\tby dpdk.org (Postfix) with ESMTP id 09F6A1D381;\n\tFri, 12 Jun 2020 15:35:09 +0200 (CEST)",
            "from relay.smtp.broadcom.com (unknown [192.19.232.149])\n by dpdk.org (Postfix) with ESMTP id 0DFCC1D16C\n for <dev@dpdk.org>; Fri, 12 Jun 2020 15:35:05 +0200 (CEST)",
            "from dhcp-10-123-153-55.dhcp.broadcom.net\n (dhcp-10-123-153-55.dhcp.broadcom.net [10.123.153.55])\n by relay.smtp.broadcom.com (Postfix) with ESMTP id D3A941BD7F2;\n Fri, 12 Jun 2020 06:35:03 -0700 (PDT)"
        ],
        "DKIM-Filter": "OpenDKIM Filter v2.10.3 relay.smtp.broadcom.com D3A941BD7F2",
        "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/simple; d=broadcom.com;\n s=dkimrelay; t=1591968904;\n bh=p3HcSHloVQKs6Dg5i5ThgfRyvB5BKzEAbhnPWiMuSgI=;\n h=From:To:Cc:Subject:Date:In-Reply-To:References:From;\n b=L56xZtT9/2cIZynQCjl+4sFN2dBD5MDig8PXz7dRHk+mWnQPft4F8XUg7clKjG/bD\n H3OQsfw72ev5iRSvPg84CFE/PkW4N9batX52Ew1rorhHmXbcMphCmijoNv7B4oArEm\n 62SKdaFM44yjVF+h1Jr3WwA+yhs8LH4pUeUI8Scg=",
        "From": "Somnath Kotur <somnath.kotur@broadcom.com>",
        "To": "dev@dpdk.org",
        "Cc": "ferruh.yigit@intel.com",
        "Date": "Fri, 12 Jun 2020 18:59:29 +0530",
        "Message-Id": "<20200612132934.16488-46-somnath.kotur@broadcom.com>",
        "X-Mailer": "git-send-email 2.10.1.613.g2cc2e70",
        "In-Reply-To": "<20200612132934.16488-1-somnath.kotur@broadcom.com>",
        "References": "<20200612132934.16488-1-somnath.kotur@broadcom.com>",
        "Subject": "[dpdk-dev] [PATCH 45/50] net/bnxt: add support for vf rep and stat\n\ttemplates",
        "X-BeenThere": "dev@dpdk.org",
        "X-Mailman-Version": "2.1.15",
        "Precedence": "list",
        "List-Id": "DPDK patches and discussions <dev.dpdk.org>",
        "List-Unsubscribe": "<https://mails.dpdk.org/options/dev>,\n <mailto:dev-request@dpdk.org?subject=unsubscribe>",
        "List-Archive": "<http://mails.dpdk.org/archives/dev/>",
        "List-Post": "<mailto:dev@dpdk.org>",
        "List-Help": "<mailto:dev-request@dpdk.org?subject=help>",
        "List-Subscribe": "<https://mails.dpdk.org/listinfo/dev>,\n <mailto:dev-request@dpdk.org?subject=subscribe>",
        "Errors-To": "dev-bounces@dpdk.org",
        "Sender": "\"dev\" <dev-bounces@dpdk.org>"
    },
    "content": "From: Kishore Padmanabha <kishore.padmanabha@broadcom.com>\n\nThe support for VF representor and counters is added to the\nulp templates.\n\nSigned-off-by: Kishore Padmanabha <kishore.padmanabha@broadcom.com>\nSigned-off-by: Venkat Duvvuru <venkatkumar.duvvuru@broadcom.com>\nReviewed-by: Somnath Kotur <somnath.kotur@broadcom.com>\nSigned-off-by: Somnath Kotur <somnath.kotur@broadcom.com>\n---\n drivers/net/bnxt/tf_ulp/ulp_mapper.c            |   21 +-\n drivers/net/bnxt/tf_ulp/ulp_mapper.h            |    2 +-\n drivers/net/bnxt/tf_ulp/ulp_template_db_act.c   |  424 +-\n drivers/net/bnxt/tf_ulp/ulp_template_db_class.c | 5198 ++++++++++++++++++-----\n drivers/net/bnxt/tf_ulp/ulp_template_db_enum.h  |  409 +-\n drivers/net/bnxt/tf_ulp/ulp_template_db_field.h |  463 +-\n drivers/net/bnxt/tf_ulp/ulp_template_db_tbl.c   |   88 +-\n 7 files changed, 4948 insertions(+), 1657 deletions(-)",
    "diff": "diff --git a/drivers/net/bnxt/tf_ulp/ulp_mapper.c b/drivers/net/bnxt/tf_ulp/ulp_mapper.c\nindex b7b528b..9bf855f 100644\n--- a/drivers/net/bnxt/tf_ulp/ulp_mapper.c\n+++ b/drivers/net/bnxt/tf_ulp/ulp_mapper.c\n@@ -22,7 +22,7 @@ ulp_mapper_glb_resource_info_list_get(uint32_t *num_entries)\n {\n \tif (!num_entries)\n \t\treturn NULL;\n-\t*num_entries = BNXT_ULP_GLB_RESOURCE_INFO_TBL_MAX_SZ;\n+\t*num_entries = BNXT_ULP_GLB_RESOURCE_TBL_MAX_SZ;\n \treturn ulp_glb_resource_tbl;\n }\n \n@@ -119,11 +119,6 @@ ulp_mapper_resource_ident_allocate(struct bnxt_ulp_context *ulp_ctx,\n \t\ttf_free_identifier(tfp, &fparms);\n \t\treturn rc;\n \t}\n-#ifdef RTE_LIBRTE_BNXT_TRUFLOW_DEBUG\n-\tBNXT_TF_DBG(DEBUG, \"Allocated Glb Res Ident [%s][%d][%d] = 0x%04x\\n\",\n-\t\t    (iparms.dir == TF_DIR_RX) ? \"RX\" : \"TX\",\n-\t\t    glb_res->glb_regfile_index, iparms.ident_type, iparms.id);\n-#endif\n \treturn rc;\n }\n \n@@ -182,11 +177,6 @@ ulp_mapper_resource_index_tbl_alloc(struct bnxt_ulp_context *ulp_ctx,\n \t\ttf_free_tbl_entry(tfp, &free_parms);\n \t\treturn rc;\n \t}\n-#ifdef RTE_LIBRTE_BNXT_TRUFLOW_DEBUG\n-\tBNXT_TF_DBG(DEBUG, \"Allocated Glb Res Index [%s][%d][%d] = 0x%04x\\n\",\n-\t\t    (aparms.dir == TF_DIR_RX) ? \"RX\" : \"TX\",\n-\t\t    glb_res->glb_regfile_index, aparms.type, aparms.idx);\n-#endif\n \treturn rc;\n }\n \n@@ -1442,9 +1432,6 @@ ulp_mapper_em_tbl_process(struct bnxt_ulp_mapper_parms *parms,\n \t\t\treturn rc;\n \t\t}\n \t}\n-#ifdef RTE_LIBRTE_BNXT_TRUFLOW_DEBUG\n-\tulp_mapper_result_dump(\"EEM Result\", tbl, &data);\n-#endif\n \n \t/* do the transpose for the internal EM keys */\n \tif (tbl->resource_func == BNXT_ULP_RESOURCE_FUNC_INT_EM_TABLE)\n@@ -1595,10 +1582,6 @@ ulp_mapper_index_tbl_process(struct bnxt_ulp_mapper_parms *parms,\n \t/* if encap bit swap is enabled perform the bit swap */\n \tif (parms->device_params->encap_byte_swap && encap_flds) {\n \t\tulp_blob_perform_encap_swap(&data);\n-#ifdef RTE_LIBRTE_BNXT_TRUFLOW_DEBUG\n-\t\tBNXT_TF_DBG(INFO, \"Dump after encap swap\\n\");\n-\t\tulp_mapper_blob_dump(&data);\n-#endif\n \t}\n \n \t/*\n@@ -2256,7 +2239,7 @@ ulp_mapper_glb_resource_info_deinit(struct bnxt_ulp_context *ulp_ctx,\n \n \t/* Iterate the global resources and process each one */\n \tfor (dir = TF_DIR_RX; dir < TF_DIR_MAX; dir++) {\n-\t\tfor (idx = 0; idx < BNXT_ULP_GLB_RESOURCE_INFO_TBL_MAX_SZ;\n+\t\tfor (idx = 0; idx < BNXT_ULP_GLB_RESOURCE_TBL_MAX_SZ;\n \t\t      idx++) {\n \t\t\tent = &mapper_data->glb_res_tbl[dir][idx];\n \t\t\tif (ent->resource_func ==\ndiff --git a/drivers/net/bnxt/tf_ulp/ulp_mapper.h b/drivers/net/bnxt/tf_ulp/ulp_mapper.h\nindex f1399dc..54b9507 100644\n--- a/drivers/net/bnxt/tf_ulp/ulp_mapper.h\n+++ b/drivers/net/bnxt/tf_ulp/ulp_mapper.h\n@@ -46,7 +46,7 @@ struct bnxt_ulp_mapper_glb_resource_entry {\n \n struct bnxt_ulp_mapper_data {\n \tstruct bnxt_ulp_mapper_glb_resource_entry\n-\t\tglb_res_tbl[TF_DIR_MAX][BNXT_ULP_GLB_RESOURCE_INFO_TBL_MAX_SZ];\n+\t\tglb_res_tbl[TF_DIR_MAX][BNXT_ULP_GLB_RESOURCE_TBL_MAX_SZ];\n \tstruct bnxt_ulp_mapper_cache_entry\n \t\t*cache_tbl[BNXT_ULP_CACHE_TBL_MAX_SZ];\n };\ndiff --git a/drivers/net/bnxt/tf_ulp/ulp_template_db_act.c b/drivers/net/bnxt/tf_ulp/ulp_template_db_act.c\nindex 9b14fa0..3d65073 100644\n--- a/drivers/net/bnxt/tf_ulp/ulp_template_db_act.c\n+++ b/drivers/net/bnxt/tf_ulp/ulp_template_db_act.c\n@@ -9,70 +9,301 @@\n #include \"ulp_rte_parser.h\"\n \n uint16_t ulp_act_sig_tbl[BNXT_ULP_ACT_SIG_TBL_MAX_SZ] = {\n-\t[BNXT_ULP_ACT_HID_00a1] = 1,\n-\t[BNXT_ULP_ACT_HID_0029] = 2,\n-\t[BNXT_ULP_ACT_HID_0040] = 3\n+\t[BNXT_ULP_ACT_HID_0002] = 1,\n+\t[BNXT_ULP_ACT_HID_0022] = 2,\n+\t[BNXT_ULP_ACT_HID_0026] = 3,\n+\t[BNXT_ULP_ACT_HID_0006] = 4,\n+\t[BNXT_ULP_ACT_HID_0009] = 5,\n+\t[BNXT_ULP_ACT_HID_0029] = 6,\n+\t[BNXT_ULP_ACT_HID_002d] = 7,\n+\t[BNXT_ULP_ACT_HID_004b] = 8,\n+\t[BNXT_ULP_ACT_HID_004a] = 9,\n+\t[BNXT_ULP_ACT_HID_004f] = 10,\n+\t[BNXT_ULP_ACT_HID_004e] = 11,\n+\t[BNXT_ULP_ACT_HID_006c] = 12,\n+\t[BNXT_ULP_ACT_HID_0070] = 13,\n+\t[BNXT_ULP_ACT_HID_0021] = 14,\n+\t[BNXT_ULP_ACT_HID_0025] = 15,\n+\t[BNXT_ULP_ACT_HID_0043] = 16,\n+\t[BNXT_ULP_ACT_HID_0042] = 17,\n+\t[BNXT_ULP_ACT_HID_0047] = 18,\n+\t[BNXT_ULP_ACT_HID_0046] = 19,\n+\t[BNXT_ULP_ACT_HID_0064] = 20,\n+\t[BNXT_ULP_ACT_HID_0068] = 21,\n+\t[BNXT_ULP_ACT_HID_00a1] = 22,\n+\t[BNXT_ULP_ACT_HID_00df] = 23\n };\n \n struct bnxt_ulp_act_match_info ulp_act_match_list[] = {\n \t[1] = {\n-\t.act_hid = BNXT_ULP_ACT_HID_00a1,\n+\t.act_hid = BNXT_ULP_ACT_HID_0002,\n \t.act_sig = { .bits =\n-\t\tBNXT_ULP_ACTION_BIT_VXLAN_DECAP |\n-\t\tBNXT_ULP_ACTION_BIT_MARK |\n-\t\tBNXT_ULP_ACTION_BIT_VNIC |\n+\t\tBNXT_ULP_ACTION_BIT_DROP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n-\t.act_tid = 0\n+\t.act_tid = 1\n \t},\n \t[2] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_0022,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACTION_BIT_DROP |\n+\t\tBNXT_ULP_ACTION_BIT_VNIC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 1\n+\t},\n+\t[3] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_0026,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACTION_BIT_DROP |\n+\t\tBNXT_ULP_ACTION_BIT_VNIC |\n+\t\tBNXT_ULP_ACTION_BIT_COUNT |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 1\n+\t},\n+\t[4] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_0006,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACTION_BIT_DROP |\n+\t\tBNXT_ULP_ACTION_BIT_COUNT |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 1\n+\t},\n+\t[5] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_0009,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACTION_BIT_MARK |\n+\t\tBNXT_ULP_ACTION_BIT_RSS |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 1\n+\t},\n+\t[6] = {\n \t.act_hid = BNXT_ULP_ACT_HID_0029,\n \t.act_sig = { .bits =\n \t\tBNXT_ULP_ACTION_BIT_MARK |\n+\t\tBNXT_ULP_ACTION_BIT_VNIC |\n \t\tBNXT_ULP_ACTION_BIT_RSS |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 1\n+\t},\n+\t[7] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_002d,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACTION_BIT_MARK |\n \t\tBNXT_ULP_ACTION_BIT_VNIC |\n+\t\tBNXT_ULP_ACTION_BIT_RSS |\n+\t\tBNXT_ULP_ACTION_BIT_COUNT |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.act_tid = 1\n \t},\n-\t[3] = {\n-\t.act_hid = BNXT_ULP_ACT_HID_0040,\n+\t[8] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_004b,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACTION_BIT_MARK |\n+\t\tBNXT_ULP_ACTION_BIT_VNIC |\n+\t\tBNXT_ULP_ACTION_BIT_RSS |\n+\t\tBNXT_ULP_ACTION_BIT_POP_VLAN |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 1\n+\t},\n+\t[9] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_004a,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACTION_BIT_MARK |\n+\t\tBNXT_ULP_ACTION_BIT_VNIC |\n+\t\tBNXT_ULP_ACTION_BIT_RSS |\n+\t\tBNXT_ULP_ACTION_BIT_DEC_TTL |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 1\n+\t},\n+\t[10] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_004f,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACTION_BIT_MARK |\n+\t\tBNXT_ULP_ACTION_BIT_VNIC |\n+\t\tBNXT_ULP_ACTION_BIT_RSS |\n+\t\tBNXT_ULP_ACTION_BIT_COUNT |\n+\t\tBNXT_ULP_ACTION_BIT_POP_VLAN |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 1\n+\t},\n+\t[11] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_004e,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACTION_BIT_MARK |\n+\t\tBNXT_ULP_ACTION_BIT_VNIC |\n+\t\tBNXT_ULP_ACTION_BIT_RSS |\n+\t\tBNXT_ULP_ACTION_BIT_COUNT |\n+\t\tBNXT_ULP_ACTION_BIT_DEC_TTL |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 1\n+\t},\n+\t[12] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_006c,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACTION_BIT_MARK |\n+\t\tBNXT_ULP_ACTION_BIT_VNIC |\n+\t\tBNXT_ULP_ACTION_BIT_RSS |\n+\t\tBNXT_ULP_ACTION_BIT_POP_VLAN |\n+\t\tBNXT_ULP_ACTION_BIT_DEC_TTL |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 1\n+\t},\n+\t[13] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_0070,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACTION_BIT_MARK |\n+\t\tBNXT_ULP_ACTION_BIT_VNIC |\n+\t\tBNXT_ULP_ACTION_BIT_RSS |\n+\t\tBNXT_ULP_ACTION_BIT_COUNT |\n+\t\tBNXT_ULP_ACTION_BIT_POP_VLAN |\n+\t\tBNXT_ULP_ACTION_BIT_DEC_TTL |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 1\n+\t},\n+\t[14] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_0021,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACTION_BIT_MARK |\n+\t\tBNXT_ULP_ACTION_BIT_VNIC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 1\n+\t},\n+\t[15] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_0025,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACTION_BIT_MARK |\n+\t\tBNXT_ULP_ACTION_BIT_VNIC |\n+\t\tBNXT_ULP_ACTION_BIT_COUNT |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 1\n+\t},\n+\t[16] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_0043,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACTION_BIT_MARK |\n+\t\tBNXT_ULP_ACTION_BIT_VNIC |\n+\t\tBNXT_ULP_ACTION_BIT_POP_VLAN |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 1\n+\t},\n+\t[17] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_0042,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACTION_BIT_MARK |\n+\t\tBNXT_ULP_ACTION_BIT_VNIC |\n+\t\tBNXT_ULP_ACTION_BIT_DEC_TTL |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 1\n+\t},\n+\t[18] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_0047,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACTION_BIT_MARK |\n+\t\tBNXT_ULP_ACTION_BIT_VNIC |\n+\t\tBNXT_ULP_ACTION_BIT_COUNT |\n+\t\tBNXT_ULP_ACTION_BIT_POP_VLAN |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 1\n+\t},\n+\t[19] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_0046,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACTION_BIT_MARK |\n+\t\tBNXT_ULP_ACTION_BIT_VNIC |\n+\t\tBNXT_ULP_ACTION_BIT_COUNT |\n+\t\tBNXT_ULP_ACTION_BIT_DEC_TTL |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 1\n+\t},\n+\t[20] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_0064,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACTION_BIT_MARK |\n+\t\tBNXT_ULP_ACTION_BIT_VNIC |\n+\t\tBNXT_ULP_ACTION_BIT_POP_VLAN |\n+\t\tBNXT_ULP_ACTION_BIT_DEC_TTL |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 1\n+\t},\n+\t[21] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_0068,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACTION_BIT_MARK |\n+\t\tBNXT_ULP_ACTION_BIT_VNIC |\n+\t\tBNXT_ULP_ACTION_BIT_COUNT |\n+\t\tBNXT_ULP_ACTION_BIT_POP_VLAN |\n+\t\tBNXT_ULP_ACTION_BIT_DEC_TTL |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 1\n+\t},\n+\t[22] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_00a1,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACTION_BIT_VXLAN_DECAP |\n+\t\tBNXT_ULP_ACTION_BIT_MARK |\n+\t\tBNXT_ULP_ACTION_BIT_VNIC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 2\n+\t},\n+\t[23] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_00df,\n \t.act_sig = { .bits =\n \t\tBNXT_ULP_ACTION_BIT_VXLAN_ENCAP |\n \t\tBNXT_ULP_ACTION_BIT_VPORT |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n-\t.act_tid = 2\n+\t.act_tid = 3\n \t}\n };\n \n struct bnxt_ulp_mapper_tbl_list_info ulp_act_tmpl_list[] = {\n-\t[((0 << BNXT_ULP_LOG2_MAX_NUM_DEV) |\n+\t[((1 << BNXT_ULP_LOG2_MAX_NUM_DEV) |\n \t\tBNXT_ULP_DEVICE_ID_WH_PLUS)] = {\n \t.device_name = BNXT_ULP_DEVICE_ID_WH_PLUS,\n-\t.num_tbls = 1,\n-\t.start_tbl_idx = 0\n+\t.num_tbls = 2,\n+\t.start_tbl_idx = 0,\n+\t.flow_db_table_type = BNXT_ULP_FDB_TYPE_REGULAR\n \t},\n-\t[((1 << BNXT_ULP_LOG2_MAX_NUM_DEV) |\n+\t[((2 << BNXT_ULP_LOG2_MAX_NUM_DEV) |\n \t\tBNXT_ULP_DEVICE_ID_WH_PLUS)] = {\n \t.device_name = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.num_tbls = 1,\n-\t.start_tbl_idx = 1\n+\t.start_tbl_idx = 2,\n+\t.flow_db_table_type = BNXT_ULP_FDB_TYPE_REGULAR\n \t},\n-\t[((2 << BNXT_ULP_LOG2_MAX_NUM_DEV) |\n+\t[((3 << BNXT_ULP_LOG2_MAX_NUM_DEV) |\n \t\tBNXT_ULP_DEVICE_ID_WH_PLUS)] = {\n \t.device_name = BNXT_ULP_DEVICE_ID_WH_PLUS,\n-\t.num_tbls = 1,\n-\t.start_tbl_idx = 2\n+\t.num_tbls = 3,\n+\t.start_tbl_idx = 3,\n+\t.flow_db_table_type = BNXT_ULP_FDB_TYPE_REGULAR\n \t}\n };\n \n struct bnxt_ulp_mapper_tbl_info ulp_act_tbl_list[] = {\n \t{\n \t.resource_func = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type = TF_TBL_TYPE_ACT_STATS_64,\n+\t.resource_sub_type =\n+\t\tBNXT_ULP_RESOURCE_SUB_TYPE_INDEX_TYPE_INT_COUNT,\n+\t.cond_opcode = BNXT_ULP_COND_OPCODE_ACTION_BIT,\n+\t.cond_operand = BNXT_ULP_ACTION_BIT_COUNT,\n+\t.direction = TF_DIR_RX,\n+\t.srch_b4_alloc = BNXT_ULP_SEARCH_BEFORE_ALLOC_NO,\n+\t.result_start_idx = 0,\n+\t.result_bit_size = 64,\n+\t.result_num_fields = 1,\n+\t.encap_num_fields = 0,\n+\t.index_opcode = BNXT_ULP_INDEX_OPCODE_ALLOCATE,\n+\t.index_operand = BNXT_ULP_REGFILE_INDEX_FLOW_CNTR_PTR_0,\n+\t.mark_db_opcode = BNXT_ULP_MARK_DB_OPCODE_NOP\n+\t},\n+\t{\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type = TF_TBL_TYPE_EXT,\n \t.resource_sub_type =\n \t\tBNXT_ULP_RESOURCE_SUB_TYPE_INDEX_TYPE_NORMAL,\n \t.direction = TF_DIR_RX,\n \t.srch_b4_alloc = BNXT_ULP_SEARCH_BEFORE_ALLOC_NO,\n-\t.result_start_idx = 0,\n+\t.result_start_idx = 1,\n \t.result_bit_size = 128,\n \t.result_num_fields = 26,\n \t.encap_num_fields = 0,\n@@ -87,7 +318,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_act_tbl_list[] = {\n \t\tBNXT_ULP_RESOURCE_SUB_TYPE_INDEX_TYPE_NORMAL,\n \t.direction = TF_DIR_RX,\n \t.srch_b4_alloc = BNXT_ULP_SEARCH_BEFORE_ALLOC_NO,\n-\t.result_start_idx = 26,\n+\t.result_start_idx = 27,\n \t.result_bit_size = 128,\n \t.result_num_fields = 26,\n \t.encap_num_fields = 0,\n@@ -97,12 +328,46 @@ struct bnxt_ulp_mapper_tbl_info ulp_act_tbl_list[] = {\n \t},\n \t{\n \t.resource_func = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type = TF_TBL_TYPE_ACT_SP_SMAC_IPV4,\n+\t.resource_sub_type =\n+\t\tBNXT_ULP_RESOURCE_SUB_TYPE_INDEX_TYPE_NORMAL,\n+\t.cond_opcode = BNXT_ULP_COND_OPCODE_COMP_FIELD,\n+\t.cond_operand = BNXT_ULP_CF_IDX_ACT_ENCAP_IPV4_FLAG,\n+\t.direction = TF_DIR_TX,\n+\t.srch_b4_alloc = BNXT_ULP_SEARCH_BEFORE_ALLOC_NO,\n+\t.result_start_idx = 53,\n+\t.result_bit_size = 0,\n+\t.result_num_fields = 0,\n+\t.encap_num_fields = 3,\n+\t.index_opcode = BNXT_ULP_INDEX_OPCODE_ALLOCATE,\n+\t.index_operand = BNXT_ULP_REGFILE_INDEX_MAIN_SP_PTR,\n+\t.mark_db_opcode = BNXT_ULP_MARK_DB_OPCODE_NOP\n+\t},\n+\t{\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type = TF_TBL_TYPE_ACT_SP_SMAC_IPV4,\n+\t.resource_sub_type =\n+\t\tBNXT_ULP_RESOURCE_SUB_TYPE_INDEX_TYPE_NORMAL,\n+\t.cond_opcode = BNXT_ULP_COND_OPCODE_COMP_FIELD,\n+\t.cond_operand = BNXT_ULP_CF_IDX_ACT_ENCAP_IPV6_FLAG,\n+\t.direction = TF_DIR_TX,\n+\t.srch_b4_alloc = BNXT_ULP_SEARCH_BEFORE_ALLOC_NO,\n+\t.result_start_idx = 56,\n+\t.result_bit_size = 0,\n+\t.result_num_fields = 0,\n+\t.encap_num_fields = 3,\n+\t.index_opcode = BNXT_ULP_INDEX_OPCODE_ALLOCATE,\n+\t.index_operand = BNXT_ULP_REGFILE_INDEX_MAIN_SP_PTR,\n+\t.mark_db_opcode = BNXT_ULP_MARK_DB_OPCODE_NOP\n+\t},\n+\t{\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type = TF_TBL_TYPE_EXT,\n \t.resource_sub_type =\n \t\tBNXT_ULP_RESOURCE_SUB_TYPE_INDEX_TYPE_NORMAL,\n \t.direction = TF_DIR_TX,\n \t.srch_b4_alloc = BNXT_ULP_SEARCH_BEFORE_ALLOC_NO,\n-\t.result_start_idx = 52,\n+\t.result_start_idx = 59,\n \t.result_bit_size = 128,\n \t.result_num_fields = 26,\n \t.encap_num_fields = 12,\n@@ -114,10 +379,19 @@ struct bnxt_ulp_mapper_tbl_info ulp_act_tbl_list[] = {\n \n struct bnxt_ulp_mapper_result_field_info ulp_act_result_field_list[] = {\n \t{\n-\t.field_bit_size = 14,\n+\t.field_bit_size = 64,\n \t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n+\t.field_bit_size = 14,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_REGFILE,\n+\t.result_operand = {\n+\t\t(BNXT_ULP_REGFILE_INDEX_FLOW_CNTR_PTR_0 >> 8) & 0xff,\n+\t\tBNXT_ULP_REGFILE_INDEX_FLOW_CNTR_PTR_0 & 0xff,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n \t.field_bit_size = 1,\n \t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n@@ -131,7 +405,17 @@ struct bnxt_ulp_mapper_result_field_info ulp_act_result_field_list[] = {\n \t},\n \t{\n \t.field_bit_size = 1,\n-\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ACT_BIT,\n+\t.result_operand = {\n+\t\t((uint64_t)BNXT_ULP_ACTION_BIT_COUNT >> 56) & 0xff,\n+\t\t((uint64_t)BNXT_ULP_ACTION_BIT_COUNT >> 48) & 0xff,\n+\t\t((uint64_t)BNXT_ULP_ACTION_BIT_COUNT >> 40) & 0xff,\n+\t\t((uint64_t)BNXT_ULP_ACTION_BIT_COUNT >> 32) & 0xff,\n+\t\t((uint64_t)BNXT_ULP_ACTION_BIT_COUNT >> 24) & 0xff,\n+\t\t((uint64_t)BNXT_ULP_ACTION_BIT_COUNT >> 16) & 0xff,\n+\t\t((uint64_t)BNXT_ULP_ACTION_BIT_COUNT >> 8) & 0xff,\n+\t\t(uint64_t)BNXT_ULP_ACTION_BIT_COUNT & 0xff,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n \t},\n \t{\n \t.field_bit_size = 1,\n@@ -187,7 +471,17 @@ struct bnxt_ulp_mapper_result_field_info ulp_act_result_field_list[] = {\n \t},\n \t{\n \t.field_bit_size = 1,\n-\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ACT_BIT,\n+\t.result_operand = {\n+\t\t((uint64_t)BNXT_ULP_ACTION_BIT_DEC_TTL >> 56) & 0xff,\n+\t\t((uint64_t)BNXT_ULP_ACTION_BIT_DEC_TTL >> 48) & 0xff,\n+\t\t((uint64_t)BNXT_ULP_ACTION_BIT_DEC_TTL >> 40) & 0xff,\n+\t\t((uint64_t)BNXT_ULP_ACTION_BIT_DEC_TTL >> 32) & 0xff,\n+\t\t((uint64_t)BNXT_ULP_ACTION_BIT_DEC_TTL >> 24) & 0xff,\n+\t\t((uint64_t)BNXT_ULP_ACTION_BIT_DEC_TTL >> 16) & 0xff,\n+\t\t((uint64_t)BNXT_ULP_ACTION_BIT_DEC_TTL >> 8) & 0xff,\n+\t\t(uint64_t)BNXT_ULP_ACTION_BIT_DEC_TTL & 0xff,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n \t},\n \t{\n \t.field_bit_size = 1,\n@@ -195,11 +489,7 @@ struct bnxt_ulp_mapper_result_field_info ulp_act_result_field_list[] = {\n \t},\n \t{\n \t.field_bit_size = 4,\n-\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n-\t.result_operand = {\n-\t\tBNXT_ULP_SYM_DECAP_FUNC_THRU_TUN,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n \t.field_bit_size = 12,\n@@ -212,7 +502,17 @@ struct bnxt_ulp_mapper_result_field_info ulp_act_result_field_list[] = {\n \t},\n \t{\n \t.field_bit_size = 1,\n-\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ACT_BIT,\n+\t.result_operand = {\n+\t\t((uint64_t)BNXT_ULP_ACTION_BIT_POP_VLAN >> 56) & 0xff,\n+\t\t((uint64_t)BNXT_ULP_ACTION_BIT_POP_VLAN >> 48) & 0xff,\n+\t\t((uint64_t)BNXT_ULP_ACTION_BIT_POP_VLAN >> 40) & 0xff,\n+\t\t((uint64_t)BNXT_ULP_ACTION_BIT_POP_VLAN >> 32) & 0xff,\n+\t\t((uint64_t)BNXT_ULP_ACTION_BIT_POP_VLAN >> 24) & 0xff,\n+\t\t((uint64_t)BNXT_ULP_ACTION_BIT_POP_VLAN >> 16) & 0xff,\n+\t\t((uint64_t)BNXT_ULP_ACTION_BIT_POP_VLAN >> 8) & 0xff,\n+\t\t(uint64_t)BNXT_ULP_ACTION_BIT_POP_VLAN & 0xff,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n \t},\n \t{\n \t.field_bit_size = 1,\n@@ -224,7 +524,17 @@ struct bnxt_ulp_mapper_result_field_info ulp_act_result_field_list[] = {\n \t},\n \t{\n \t.field_bit_size = 1,\n-\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ACT_BIT,\n+\t.result_operand = {\n+\t\t((uint64_t)BNXT_ULP_ACTION_BIT_DROP >> 56) & 0xff,\n+\t\t((uint64_t)BNXT_ULP_ACTION_BIT_DROP >> 48) & 0xff,\n+\t\t((uint64_t)BNXT_ULP_ACTION_BIT_DROP >> 40) & 0xff,\n+\t\t((uint64_t)BNXT_ULP_ACTION_BIT_DROP >> 32) & 0xff,\n+\t\t((uint64_t)BNXT_ULP_ACTION_BIT_DROP >> 24) & 0xff,\n+\t\t((uint64_t)BNXT_ULP_ACTION_BIT_DROP >> 16) & 0xff,\n+\t\t((uint64_t)BNXT_ULP_ACTION_BIT_DROP >> 8) & 0xff,\n+\t\t(uint64_t)BNXT_ULP_ACTION_BIT_DROP & 0xff,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n \t},\n \t{\n \t.field_bit_size = 14,\n@@ -308,7 +618,11 @@ struct bnxt_ulp_mapper_result_field_info ulp_act_result_field_list[] = {\n \t},\n \t{\n \t.field_bit_size = 4,\n-\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.result_operand = {\n+\t\tBNXT_ULP_SYM_DECAP_FUNC_THRU_TUN,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n \t},\n \t{\n \t.field_bit_size = 12,\n@@ -336,6 +650,50 @@ struct bnxt_ulp_mapper_result_field_info ulp_act_result_field_list[] = {\n \t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n+\t.field_bit_size = 48,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ACT_PROP,\n+\t.result_operand = {\n+\t\t(BNXT_ULP_ACT_PROP_IDX_ENCAP_L2_SMAC >> 8) & 0xff,\n+\t\tBNXT_ULP_ACT_PROP_IDX_ENCAP_L2_SMAC & 0xff,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 32,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ACT_PROP,\n+\t.result_operand = {\n+\t\t(BNXT_ULP_ACT_PROP_IDX_ENCAP_IP_SRC >> 8) & 0xff,\n+\t\tBNXT_ULP_ACT_PROP_IDX_ENCAP_IP_SRC & 0xff,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 48,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 48,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ACT_PROP,\n+\t.result_operand = {\n+\t\t(BNXT_ULP_ACT_PROP_IDX_ENCAP_L2_SMAC >> 8) & 0xff,\n+\t\tBNXT_ULP_ACT_PROP_IDX_ENCAP_L2_SMAC & 0xff,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 128,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ACT_PROP,\n+\t.result_operand = {\n+\t\t(BNXT_ULP_ACT_PROP_IDX_ENCAP_IP_SRC >> 8) & 0xff,\n+\t\tBNXT_ULP_ACT_PROP_IDX_ENCAP_IP_SRC & 0xff,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 16,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n \t.field_bit_size = 14,\n \t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\ndiff --git a/drivers/net/bnxt/tf_ulp/ulp_template_db_class.c b/drivers/net/bnxt/tf_ulp/ulp_template_db_class.c\nindex e51338d..fa7f793 100644\n--- a/drivers/net/bnxt/tf_ulp/ulp_template_db_class.c\n+++ b/drivers/net/bnxt/tf_ulp/ulp_template_db_class.c\n@@ -10,8 +10,8 @@\n \n uint16_t ulp_class_sig_tbl[BNXT_ULP_CLASS_SIG_TBL_MAX_SZ] = {\n \t[BNXT_ULP_CLASS_HID_0080] = 1,\n-\t[BNXT_ULP_CLASS_HID_0000] = 2,\n-\t[BNXT_ULP_CLASS_HID_0087] = 3\n+\t[BNXT_ULP_CLASS_HID_0087] = 2,\n+\t[BNXT_ULP_CLASS_HID_0000] = 3\n };\n \n struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n@@ -23,1871 +23,4722 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF0_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF0_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF0_BITMASK_O_UDP_SRC_PORT |\n-\t\tBNXT_ULP_HF0_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF8_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF8_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF8_BITMASK_O_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF8_BITMASK_O_UDP_DST_PORT |\n \t\tBNXT_ULP_MATCH_TYPE_BITMASK_EM },\n-\t.class_tid = 0,\n+\t.class_tid = 8,\n \t.act_vnic = 0,\n \t.wc_pri = 0\n \t},\n \t[2] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_0000,\n+\t.class_hid = BNXT_ULP_CLASS_HID_0087,\n \t.hdr_sig = { .bits =\n \t\tBNXT_ULP_HDR_BIT_O_ETH |\n \t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n-\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF1_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF1_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF1_BITMASK_O_UDP_SRC_PORT |\n-\t\tBNXT_ULP_HF1_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF9_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF9_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF9_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF9_BITMASK_I_UDP_DST_PORT |\n \t\tBNXT_ULP_MATCH_TYPE_BITMASK_EM },\n-\t.class_tid = 1,\n+\t.class_tid = 9,\n \t.act_vnic = 0,\n \t.wc_pri = 0\n \t},\n \t[3] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_0087,\n+\t.class_hid = BNXT_ULP_CLASS_HID_0000,\n \t.hdr_sig = { .bits =\n \t\tBNXT_ULP_HDR_BIT_O_ETH |\n \t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n-\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n-\t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_UDP |\n-\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF2_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF2_BITMASK_I_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF2_BITMASK_I_UDP_SRC_PORT |\n-\t\tBNXT_ULP_HF2_BITMASK_I_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF10_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF10_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF10_BITMASK_O_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF10_BITMASK_O_UDP_DST_PORT |\n \t\tBNXT_ULP_MATCH_TYPE_BITMASK_EM },\n-\t.class_tid = 2,\n+\t.class_tid = 10,\n \t.act_vnic = 0,\n \t.wc_pri = 0\n \t}\n };\n \n struct bnxt_ulp_mapper_tbl_list_info ulp_class_tmpl_list[] = {\n-\t[((0 << BNXT_ULP_LOG2_MAX_NUM_DEV) |\n+\t[((1 << BNXT_ULP_LOG2_MAX_NUM_DEV) |\n+\t\tBNXT_ULP_DEVICE_ID_WH_PLUS)] = {\n+\t.device_name = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.num_tbls = 4,\n+\t.start_tbl_idx = 0,\n+\t.flow_db_table_type = BNXT_ULP_FDB_TYPE_DEFAULT\n+\t},\n+\t[((2 << BNXT_ULP_LOG2_MAX_NUM_DEV) |\n+\t\tBNXT_ULP_DEVICE_ID_WH_PLUS)] = {\n+\t.device_name = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.num_tbls = 2,\n+\t.start_tbl_idx = 4,\n+\t.flow_db_table_type = BNXT_ULP_FDB_TYPE_DEFAULT\n+\t},\n+\t[((3 << BNXT_ULP_LOG2_MAX_NUM_DEV) |\n+\t\tBNXT_ULP_DEVICE_ID_WH_PLUS)] = {\n+\t.device_name = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.num_tbls = 6,\n+\t.start_tbl_idx = 6,\n+\t.flow_db_table_type = BNXT_ULP_FDB_TYPE_DEFAULT\n+\t},\n+\t[((4 << BNXT_ULP_LOG2_MAX_NUM_DEV) |\n \t\tBNXT_ULP_DEVICE_ID_WH_PLUS)] = {\n \t.device_name = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.num_tbls = 5,\n-\t.start_tbl_idx = 0\n+\t.start_tbl_idx = 12,\n+\t.flow_db_table_type = BNXT_ULP_FDB_TYPE_DEFAULT\n \t},\n-\t[((1 << BNXT_ULP_LOG2_MAX_NUM_DEV) |\n+\t[((5 << BNXT_ULP_LOG2_MAX_NUM_DEV) |\n+\t\tBNXT_ULP_DEVICE_ID_WH_PLUS)] = {\n+\t.device_name = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.num_tbls = 3,\n+\t.start_tbl_idx = 17,\n+\t.flow_db_table_type = BNXT_ULP_FDB_TYPE_DEFAULT\n+\t},\n+\t[((6 << BNXT_ULP_LOG2_MAX_NUM_DEV) |\n+\t\tBNXT_ULP_DEVICE_ID_WH_PLUS)] = {\n+\t.device_name = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.num_tbls = 3,\n+\t.start_tbl_idx = 20,\n+\t.flow_db_table_type = BNXT_ULP_FDB_TYPE_DEFAULT\n+\t},\n+\t[((7 << BNXT_ULP_LOG2_MAX_NUM_DEV) |\n+\t\tBNXT_ULP_DEVICE_ID_WH_PLUS)] = {\n+\t.device_name = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.num_tbls = 1,\n+\t.start_tbl_idx = 23,\n+\t.flow_db_table_type = BNXT_ULP_FDB_TYPE_DEFAULT\n+\t},\n+\t[((8 << BNXT_ULP_LOG2_MAX_NUM_DEV) |\n \t\tBNXT_ULP_DEVICE_ID_WH_PLUS)] = {\n \t.device_name = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.num_tbls = 5,\n-\t.start_tbl_idx = 5\n+\t.start_tbl_idx = 24,\n+\t.flow_db_table_type = BNXT_ULP_FDB_TYPE_REGULAR\n \t},\n-\t[((2 << BNXT_ULP_LOG2_MAX_NUM_DEV) |\n+\t[((9 << BNXT_ULP_LOG2_MAX_NUM_DEV) |\n+\t\tBNXT_ULP_DEVICE_ID_WH_PLUS)] = {\n+\t.device_name = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.num_tbls = 5,\n+\t.start_tbl_idx = 29,\n+\t.flow_db_table_type = BNXT_ULP_FDB_TYPE_REGULAR\n+\t},\n+\t[((10 << BNXT_ULP_LOG2_MAX_NUM_DEV) |\n \t\tBNXT_ULP_DEVICE_ID_WH_PLUS)] = {\n \t.device_name = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.num_tbls = 5,\n-\t.start_tbl_idx = 10\n+\t.start_tbl_idx = 34,\n+\t.flow_db_table_type = BNXT_ULP_FDB_TYPE_REGULAR\n \t}\n };\n \n struct bnxt_ulp_mapper_tbl_info ulp_class_tbl_list[] = {\n \t{\n-\t.resource_func = BNXT_ULP_RESOURCE_FUNC_CACHE_TABLE,\n-\t.resource_type = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM,\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type = TF_TBL_TYPE_FULL_ACT_RECORD,\n \t.resource_sub_type =\n-\t\tBNXT_ULP_RESOURCE_SUB_TYPE_CACHE_TYPE_L2_CNTXT_TCAM,\n+\t\tBNXT_ULP_RESOURCE_SUB_TYPE_INDEX_TYPE_NORMAL,\n \t.direction = TF_DIR_RX,\n-\t.priority = BNXT_ULP_PRIORITY_NOT_USED,\n-\t.srch_b4_alloc = BNXT_ULP_SEARCH_BEFORE_ALLOC_NO,\n-\t.key_start_idx = 0,\n-\t.blob_key_bit_size = 12,\n-\t.key_bit_size = 12,\n-\t.key_num_fields = 2,\n \t.result_start_idx = 0,\n-\t.result_bit_size = 10,\n-\t.result_num_fields = 1,\n+\t.result_bit_size = 128,\n+\t.result_num_fields = 26,\n \t.encap_num_fields = 0,\n-\t.ident_start_idx = 0,\n-\t.ident_nums = 1,\n \t.mark_db_opcode = BNXT_ULP_MARK_DB_OPCODE_NOP,\n-\t.critical_resource = BNXT_ULP_CRITICAL_RESOURCE_NO\n+\t.index_opcode = BNXT_ULP_INDEX_OPCODE_ALLOCATE,\n+\t.index_operand = BNXT_ULP_REGFILE_INDEX_MAIN_ACTION_PTR\n \t},\n \t{\n \t.resource_func = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n \t.resource_type = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM,\n-\t.resource_sub_type =\n-\t\tBNXT_ULP_RESOURCE_SUB_TYPE_NOT_USED,\n \t.direction = TF_DIR_RX,\n \t.priority = BNXT_ULP_PRIORITY_LEVEL_0,\n \t.srch_b4_alloc = BNXT_ULP_SEARCH_BEFORE_ALLOC_NO,\n-\t.key_start_idx = 2,\n+\t.key_start_idx = 0,\n \t.blob_key_bit_size = 167,\n \t.key_bit_size = 167,\n \t.key_num_fields = 13,\n-\t.result_start_idx = 1,\n+\t.result_start_idx = 26,\n \t.result_bit_size = 64,\n \t.result_num_fields = 13,\n \t.encap_num_fields = 0,\n-\t.ident_start_idx = 1,\n+\t.ident_start_idx = 0,\n \t.ident_nums = 0,\n \t.mark_db_opcode = BNXT_ULP_MARK_DB_OPCODE_NOP,\n \t.critical_resource = BNXT_ULP_CRITICAL_RESOURCE_NO\n \t},\n \t{\n-\t.resource_func = BNXT_ULP_RESOURCE_FUNC_CACHE_TABLE,\n-\t.resource_type = TF_TCAM_TBL_TYPE_PROF_TCAM,\n-\t.resource_sub_type =\n-\t\tBNXT_ULP_RESOURCE_SUB_TYPE_CACHE_TYPE_PROFILE_TCAM,\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_IF_TABLE,\n+\t.resource_type = TF_IF_TBL_TYPE_PROF_PARIF_DFLT_ACT_REC_PTR,\n \t.direction = TF_DIR_RX,\n-\t.priority = BNXT_ULP_PRIORITY_NOT_USED,\n-\t.srch_b4_alloc = BNXT_ULP_SEARCH_BEFORE_ALLOC_NO,\n-\t.key_start_idx = 15,\n-\t.blob_key_bit_size = 16,\n-\t.key_bit_size = 16,\n-\t.key_num_fields = 3,\n-\t.result_start_idx = 14,\n-\t.result_bit_size = 10,\n+\t.result_start_idx = 39,\n+\t.result_bit_size = 32,\n \t.result_num_fields = 1,\n \t.encap_num_fields = 0,\n-\t.ident_start_idx = 1,\n-\t.ident_nums = 1,\n+\t.index_opcode = BNXT_ULP_INDEX_OPCODE_COMP_FIELD,\n+\t.index_operand = BNXT_ULP_CF_IDX_PHY_PORT_PARIF\n+\t},\n+\t{\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_IF_TABLE,\n+\t.resource_type = TF_IF_TBL_TYPE_PROF_PARIF_ERR_ACT_REC_PTR,\n+\t.direction = TF_DIR_RX,\n+\t.result_start_idx = 40,\n+\t.result_bit_size = 32,\n+\t.result_num_fields = 1,\n+\t.encap_num_fields = 0,\n+\t.index_opcode = BNXT_ULP_INDEX_OPCODE_COMP_FIELD,\n+\t.index_operand = BNXT_ULP_CF_IDX_PHY_PORT_PARIF\n+\t},\n+\t{\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type = TF_TBL_TYPE_FULL_ACT_RECORD,\n+\t.resource_sub_type =\n+\t\tBNXT_ULP_RESOURCE_SUB_TYPE_INDEX_TYPE_VFR_CFA_ACTION,\n+\t.direction = TF_DIR_TX,\n+\t.result_start_idx = 41,\n+\t.result_bit_size = 128,\n+\t.result_num_fields = 26,\n+\t.encap_num_fields = 0,\n \t.mark_db_opcode = BNXT_ULP_MARK_DB_OPCODE_NOP,\n-\t.critical_resource = BNXT_ULP_CRITICAL_RESOURCE_NO\n+\t.index_opcode = BNXT_ULP_INDEX_OPCODE_ALLOCATE,\n+\t.index_operand = BNXT_ULP_REGFILE_INDEX_MAIN_ACTION_PTR\n \t},\n \t{\n \t.resource_func = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n-\t.resource_type = TF_TCAM_TBL_TYPE_PROF_TCAM,\n-\t.resource_sub_type =\n-\t\tBNXT_ULP_RESOURCE_SUB_TYPE_NOT_USED,\n-\t.direction = TF_DIR_RX,\n+\t.resource_type = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM,\n+\t.direction = TF_DIR_TX,\n \t.priority = BNXT_ULP_PRIORITY_LEVEL_0,\n \t.srch_b4_alloc = BNXT_ULP_SEARCH_BEFORE_ALLOC_NO,\n-\t.key_start_idx = 18,\n-\t.blob_key_bit_size = 81,\n-\t.key_bit_size = 81,\n-\t.key_num_fields = 42,\n-\t.result_start_idx = 15,\n-\t.result_bit_size = 38,\n-\t.result_num_fields = 8,\n+\t.key_start_idx = 13,\n+\t.blob_key_bit_size = 167,\n+\t.key_bit_size = 167,\n+\t.key_num_fields = 13,\n+\t.result_start_idx = 67,\n+\t.result_bit_size = 64,\n+\t.result_num_fields = 13,\n \t.encap_num_fields = 0,\n-\t.ident_start_idx = 2,\n+\t.ident_start_idx = 0,\n \t.ident_nums = 0,\n \t.mark_db_opcode = BNXT_ULP_MARK_DB_OPCODE_NOP,\n \t.critical_resource = BNXT_ULP_CRITICAL_RESOURCE_NO\n \t},\n \t{\n-\t.resource_func = BNXT_ULP_RESOURCE_FUNC_EXT_EM_TABLE,\n-\t.resource_type = TF_MEM_EXTERNAL,\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type = TF_TBL_TYPE_ACT_ENCAP_16B,\n \t.resource_sub_type =\n-\t\tBNXT_ULP_RESOURCE_SUB_TYPE_NOT_USED,\n-\t.direction = TF_DIR_RX,\n-\t.priority = BNXT_ULP_PRIORITY_NOT_USED,\n-\t.srch_b4_alloc = BNXT_ULP_SEARCH_BEFORE_ALLOC_NO,\n-\t.key_start_idx = 60,\n-\t.blob_key_bit_size = 448,\n-\t.key_bit_size = 448,\n-\t.key_num_fields = 11,\n-\t.result_start_idx = 23,\n-\t.result_bit_size = 64,\n-\t.result_num_fields = 9,\n-\t.encap_num_fields = 0,\n-\t.ident_start_idx = 2,\n-\t.ident_nums = 0,\n-\t.mark_db_opcode = BNXT_ULP_MARK_DB_OPCODE_SET_IF_MARK_ACTION,\n-\t.critical_resource = BNXT_ULP_CRITICAL_RESOURCE_YES\n+\t\tBNXT_ULP_RESOURCE_SUB_TYPE_INDEX_TYPE_NORMAL,\n+\t.direction = TF_DIR_TX,\n+\t.result_start_idx = 80,\n+\t.result_bit_size = 0,\n+\t.result_num_fields = 0,\n+\t.encap_num_fields = 12,\n+\t.mark_db_opcode = BNXT_ULP_MARK_DB_OPCODE_NOP,\n+\t.index_opcode = BNXT_ULP_INDEX_OPCODE_ALLOCATE,\n+\t.index_operand = BNXT_ULP_REGFILE_INDEX_ENCAP_PTR_0\n \t},\n \t{\n-\t.resource_func = BNXT_ULP_RESOURCE_FUNC_CACHE_TABLE,\n-\t.resource_type = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM,\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type = TF_TBL_TYPE_FULL_ACT_RECORD,\n \t.resource_sub_type =\n-\t\tBNXT_ULP_RESOURCE_SUB_TYPE_CACHE_TYPE_L2_CNTXT_TCAM,\n+\t\tBNXT_ULP_RESOURCE_SUB_TYPE_INDEX_TYPE_VFR_CFA_ACTION,\n \t.direction = TF_DIR_TX,\n-\t.priority = BNXT_ULP_PRIORITY_NOT_USED,\n-\t.srch_b4_alloc = BNXT_ULP_SEARCH_BEFORE_ALLOC_NO,\n-\t.key_start_idx = 71,\n-\t.blob_key_bit_size = 12,\n-\t.key_bit_size = 12,\n-\t.key_num_fields = 2,\n-\t.result_start_idx = 32,\n-\t.result_bit_size = 10,\n-\t.result_num_fields = 1,\n+\t.result_start_idx = 92,\n+\t.result_bit_size = 128,\n+\t.result_num_fields = 26,\n \t.encap_num_fields = 0,\n-\t.ident_start_idx = 2,\n-\t.ident_nums = 1,\n \t.mark_db_opcode = BNXT_ULP_MARK_DB_OPCODE_NOP,\n-\t.critical_resource = BNXT_ULP_CRITICAL_RESOURCE_NO\n+\t.index_opcode = BNXT_ULP_INDEX_OPCODE_ALLOCATE,\n+\t.index_operand = BNXT_ULP_REGFILE_INDEX_MAIN_ACTION_PTR\n \t},\n \t{\n \t.resource_func = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n \t.resource_type = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM,\n-\t.resource_sub_type =\n-\t\tBNXT_ULP_RESOURCE_SUB_TYPE_NOT_USED,\n \t.direction = TF_DIR_TX,\n \t.priority = BNXT_ULP_PRIORITY_LEVEL_0,\n \t.srch_b4_alloc = BNXT_ULP_SEARCH_BEFORE_ALLOC_NO,\n-\t.key_start_idx = 73,\n+\t.key_start_idx = 26,\n \t.blob_key_bit_size = 167,\n \t.key_bit_size = 167,\n \t.key_num_fields = 13,\n-\t.result_start_idx = 33,\n+\t.result_start_idx = 118,\n \t.result_bit_size = 64,\n \t.result_num_fields = 13,\n \t.encap_num_fields = 0,\n-\t.ident_start_idx = 3,\n+\t.ident_start_idx = 0,\n \t.ident_nums = 0,\n \t.mark_db_opcode = BNXT_ULP_MARK_DB_OPCODE_NOP,\n \t.critical_resource = BNXT_ULP_CRITICAL_RESOURCE_NO\n \t},\n \t{\n-\t.resource_func = BNXT_ULP_RESOURCE_FUNC_CACHE_TABLE,\n-\t.resource_type = TF_TCAM_TBL_TYPE_PROF_TCAM,\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type = TF_TBL_TYPE_FULL_ACT_RECORD,\n \t.resource_sub_type =\n-\t\tBNXT_ULP_RESOURCE_SUB_TYPE_CACHE_TYPE_PROFILE_TCAM,\n-\t.direction = TF_DIR_TX,\n-\t.priority = BNXT_ULP_PRIORITY_NOT_USED,\n+\t\tBNXT_ULP_RESOURCE_SUB_TYPE_INDEX_TYPE_NORMAL,\n+\t.direction = TF_DIR_RX,\n+\t.result_start_idx = 131,\n+\t.result_bit_size = 128,\n+\t.result_num_fields = 26,\n+\t.encap_num_fields = 0,\n+\t.mark_db_opcode = BNXT_ULP_MARK_DB_OPCODE_NOP,\n+\t.index_opcode = BNXT_ULP_INDEX_OPCODE_ALLOCATE,\n+\t.index_operand = BNXT_ULP_REGFILE_INDEX_MAIN_ACTION_PTR\n+\t},\n+\t{\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM,\n+\t.direction = TF_DIR_RX,\n+\t.priority = BNXT_ULP_PRIORITY_LEVEL_0,\n \t.srch_b4_alloc = BNXT_ULP_SEARCH_BEFORE_ALLOC_NO,\n-\t.key_start_idx = 86,\n-\t.blob_key_bit_size = 16,\n-\t.key_bit_size = 16,\n-\t.key_num_fields = 3,\n-\t.result_start_idx = 46,\n-\t.result_bit_size = 10,\n-\t.result_num_fields = 1,\n+\t.key_start_idx = 39,\n+\t.blob_key_bit_size = 167,\n+\t.key_bit_size = 167,\n+\t.key_num_fields = 13,\n+\t.result_start_idx = 157,\n+\t.result_bit_size = 64,\n+\t.result_num_fields = 13,\n \t.encap_num_fields = 0,\n-\t.ident_start_idx = 3,\n-\t.ident_nums = 1,\n+\t.ident_start_idx = 0,\n+\t.ident_nums = 0,\n \t.mark_db_opcode = BNXT_ULP_MARK_DB_OPCODE_NOP,\n \t.critical_resource = BNXT_ULP_CRITICAL_RESOURCE_NO\n \t},\n \t{\n \t.resource_func = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n-\t.resource_type = TF_TCAM_TBL_TYPE_PROF_TCAM,\n-\t.resource_sub_type =\n-\t\tBNXT_ULP_RESOURCE_SUB_TYPE_NOT_USED,\n-\t.direction = TF_DIR_TX,\n+\t.resource_type = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM,\n+\t.direction = TF_DIR_RX,\n \t.priority = BNXT_ULP_PRIORITY_LEVEL_0,\n \t.srch_b4_alloc = BNXT_ULP_SEARCH_BEFORE_ALLOC_NO,\n-\t.key_start_idx = 89,\n-\t.blob_key_bit_size = 81,\n-\t.key_bit_size = 81,\n-\t.key_num_fields = 42,\n-\t.result_start_idx = 47,\n-\t.result_bit_size = 38,\n-\t.result_num_fields = 8,\n+\t.key_start_idx = 52,\n+\t.blob_key_bit_size = 167,\n+\t.key_bit_size = 167,\n+\t.key_num_fields = 13,\n+\t.result_start_idx = 170,\n+\t.result_bit_size = 64,\n+\t.result_num_fields = 13,\n \t.encap_num_fields = 0,\n-\t.ident_start_idx = 4,\n+\t.ident_start_idx = 0,\n \t.ident_nums = 0,\n \t.mark_db_opcode = BNXT_ULP_MARK_DB_OPCODE_NOP,\n \t.critical_resource = BNXT_ULP_CRITICAL_RESOURCE_NO\n \t},\n \t{\n-\t.resource_func = BNXT_ULP_RESOURCE_FUNC_EXT_EM_TABLE,\n-\t.resource_type = TF_MEM_EXTERNAL,\n-\t.resource_sub_type =\n-\t\tBNXT_ULP_RESOURCE_SUB_TYPE_NOT_USED,\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM,\n \t.direction = TF_DIR_TX,\n-\t.priority = BNXT_ULP_PRIORITY_NOT_USED,\n+\t.priority = BNXT_ULP_PRIORITY_LEVEL_0,\n \t.srch_b4_alloc = BNXT_ULP_SEARCH_BEFORE_ALLOC_NO,\n-\t.key_start_idx = 131,\n-\t.blob_key_bit_size = 448,\n-\t.key_bit_size = 448,\n-\t.key_num_fields = 11,\n-\t.result_start_idx = 55,\n+\t.key_start_idx = 65,\n+\t.blob_key_bit_size = 167,\n+\t.key_bit_size = 167,\n+\t.key_num_fields = 13,\n+\t.result_start_idx = 183,\n \t.result_bit_size = 64,\n-\t.result_num_fields = 9,\n+\t.result_num_fields = 13,\n \t.encap_num_fields = 0,\n-\t.ident_start_idx = 4,\n+\t.ident_start_idx = 0,\n \t.ident_nums = 0,\n-\t.mark_db_opcode = BNXT_ULP_MARK_DB_OPCODE_SET_IF_MARK_ACTION,\n-\t.critical_resource = BNXT_ULP_CRITICAL_RESOURCE_YES\n+\t.mark_db_opcode = BNXT_ULP_MARK_DB_OPCODE_NOP,\n+\t.critical_resource = BNXT_ULP_CRITICAL_RESOURCE_NO\n \t},\n \t{\n-\t.resource_func = BNXT_ULP_RESOURCE_FUNC_CACHE_TABLE,\n-\t.resource_type = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM,\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_IF_TABLE,\n+\t.resource_type = TF_IF_TBL_TYPE_PROF_PARIF_DFLT_ACT_REC_PTR,\n+\t.direction = TF_DIR_TX,\n+\t.result_start_idx = 196,\n+\t.result_bit_size = 32,\n+\t.result_num_fields = 1,\n+\t.encap_num_fields = 0,\n+\t.index_opcode = BNXT_ULP_INDEX_OPCODE_COMP_FIELD,\n+\t.index_operand = BNXT_ULP_CF_IDX_VF_FUNC_PARIF\n+\t},\n+\t{\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_IF_TABLE,\n+\t.resource_type = TF_IF_TBL_TYPE_PROF_PARIF_ERR_ACT_REC_PTR,\n+\t.direction = TF_DIR_TX,\n+\t.result_start_idx = 197,\n+\t.result_bit_size = 32,\n+\t.result_num_fields = 1,\n+\t.encap_num_fields = 0,\n+\t.index_opcode = BNXT_ULP_INDEX_OPCODE_COMP_FIELD,\n+\t.index_operand = BNXT_ULP_CF_IDX_VF_FUNC_PARIF\n+\t},\n+\t{\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type = TF_TBL_TYPE_FULL_ACT_RECORD,\n \t.resource_sub_type =\n-\t\tBNXT_ULP_RESOURCE_SUB_TYPE_CACHE_TYPE_L2_CNTXT_TCAM,\n+\t\tBNXT_ULP_RESOURCE_SUB_TYPE_INDEX_TYPE_NORMAL,\n \t.direction = TF_DIR_RX,\n-\t.priority = BNXT_ULP_PRIORITY_NOT_USED,\n-\t.srch_b4_alloc = BNXT_ULP_SEARCH_BEFORE_ALLOC_NO,\n-\t.key_start_idx = 142,\n-\t.blob_key_bit_size = 12,\n-\t.key_bit_size = 12,\n-\t.key_num_fields = 2,\n-\t.result_start_idx = 64,\n-\t.result_bit_size = 10,\n-\t.result_num_fields = 1,\n+\t.result_start_idx = 198,\n+\t.result_bit_size = 128,\n+\t.result_num_fields = 26,\n \t.encap_num_fields = 0,\n-\t.ident_start_idx = 4,\n-\t.ident_nums = 1,\n-\t.mark_db_opcode = BNXT_ULP_MARK_DB_OPCODE_NOP,\n-\t.critical_resource = BNXT_ULP_CRITICAL_RESOURCE_NO\n+\t.mark_db_opcode = BNXT_ULP_MARK_DB_OPCODE_SET_VFR_FLAG,\n+\t.index_opcode = BNXT_ULP_INDEX_OPCODE_ALLOCATE,\n+\t.index_operand = BNXT_ULP_REGFILE_INDEX_MAIN_ACTION_PTR\n \t},\n \t{\n \t.resource_func = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n \t.resource_type = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM,\n-\t.resource_sub_type =\n-\t\tBNXT_ULP_RESOURCE_SUB_TYPE_NOT_USED,\n \t.direction = TF_DIR_RX,\n \t.priority = BNXT_ULP_PRIORITY_LEVEL_0,\n \t.srch_b4_alloc = BNXT_ULP_SEARCH_BEFORE_ALLOC_NO,\n-\t.key_start_idx = 144,\n+\t.key_start_idx = 78,\n \t.blob_key_bit_size = 167,\n \t.key_bit_size = 167,\n \t.key_num_fields = 13,\n-\t.result_start_idx = 65,\n+\t.result_start_idx = 224,\n \t.result_bit_size = 64,\n \t.result_num_fields = 13,\n \t.encap_num_fields = 0,\n-\t.ident_start_idx = 5,\n+\t.ident_start_idx = 0,\n \t.ident_nums = 0,\n \t.mark_db_opcode = BNXT_ULP_MARK_DB_OPCODE_NOP,\n \t.critical_resource = BNXT_ULP_CRITICAL_RESOURCE_NO\n \t},\n \t{\n-\t.resource_func = BNXT_ULP_RESOURCE_FUNC_CACHE_TABLE,\n-\t.resource_type = TF_TCAM_TBL_TYPE_PROF_TCAM,\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type = TF_TBL_TYPE_ACT_ENCAP_16B,\n \t.resource_sub_type =\n-\t\tBNXT_ULP_RESOURCE_SUB_TYPE_CACHE_TYPE_PROFILE_TCAM,\n-\t.direction = TF_DIR_RX,\n-\t.priority = BNXT_ULP_PRIORITY_NOT_USED,\n-\t.srch_b4_alloc = BNXT_ULP_SEARCH_BEFORE_ALLOC_NO,\n-\t.key_start_idx = 157,\n-\t.blob_key_bit_size = 16,\n-\t.key_bit_size = 16,\n-\t.key_num_fields = 3,\n-\t.result_start_idx = 78,\n-\t.result_bit_size = 10,\n-\t.result_num_fields = 1,\n+\t\tBNXT_ULP_RESOURCE_SUB_TYPE_INDEX_TYPE_NORMAL,\n+\t.direction = TF_DIR_TX,\n+\t.result_start_idx = 237,\n+\t.result_bit_size = 0,\n+\t.result_num_fields = 0,\n+\t.encap_num_fields = 12,\n+\t.mark_db_opcode = BNXT_ULP_MARK_DB_OPCODE_NOP,\n+\t.index_opcode = BNXT_ULP_INDEX_OPCODE_ALLOCATE,\n+\t.index_operand = BNXT_ULP_REGFILE_INDEX_ENCAP_PTR_0\n+\t},\n+\t{\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type = TF_TBL_TYPE_FULL_ACT_RECORD,\n+\t.resource_sub_type =\n+\t\tBNXT_ULP_RESOURCE_SUB_TYPE_INDEX_TYPE_NORMAL,\n+\t.direction = TF_DIR_TX,\n+\t.result_start_idx = 249,\n+\t.result_bit_size = 128,\n+\t.result_num_fields = 26,\n \t.encap_num_fields = 0,\n-\t.ident_start_idx = 5,\n-\t.ident_nums = 1,\n \t.mark_db_opcode = BNXT_ULP_MARK_DB_OPCODE_NOP,\n-\t.critical_resource = BNXT_ULP_CRITICAL_RESOURCE_NO\n+\t.index_opcode = BNXT_ULP_INDEX_OPCODE_ALLOCATE,\n+\t.index_operand = BNXT_ULP_REGFILE_INDEX_MAIN_ACTION_PTR\n \t},\n \t{\n \t.resource_func = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n-\t.resource_type = TF_TCAM_TBL_TYPE_PROF_TCAM,\n-\t.resource_sub_type =\n-\t\tBNXT_ULP_RESOURCE_SUB_TYPE_NOT_USED,\n-\t.direction = TF_DIR_RX,\n+\t.resource_type = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM,\n+\t.direction = TF_DIR_TX,\n \t.priority = BNXT_ULP_PRIORITY_LEVEL_0,\n \t.srch_b4_alloc = BNXT_ULP_SEARCH_BEFORE_ALLOC_NO,\n-\t.key_start_idx = 160,\n-\t.blob_key_bit_size = 81,\n-\t.key_bit_size = 81,\n-\t.key_num_fields = 42,\n-\t.result_start_idx = 79,\n-\t.result_bit_size = 38,\n-\t.result_num_fields = 8,\n+\t.key_start_idx = 91,\n+\t.blob_key_bit_size = 167,\n+\t.key_bit_size = 167,\n+\t.key_num_fields = 13,\n+\t.result_start_idx = 275,\n+\t.result_bit_size = 64,\n+\t.result_num_fields = 13,\n \t.encap_num_fields = 0,\n-\t.ident_start_idx = 6,\n+\t.ident_start_idx = 0,\n \t.ident_nums = 0,\n \t.mark_db_opcode = BNXT_ULP_MARK_DB_OPCODE_NOP,\n \t.critical_resource = BNXT_ULP_CRITICAL_RESOURCE_NO\n \t},\n \t{\n-\t.resource_func = BNXT_ULP_RESOURCE_FUNC_EXT_EM_TABLE,\n-\t.resource_type = TF_MEM_EXTERNAL,\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type = TF_TBL_TYPE_FULL_ACT_RECORD,\n \t.resource_sub_type =\n-\t\tBNXT_ULP_RESOURCE_SUB_TYPE_NOT_USED,\n+\t\tBNXT_ULP_RESOURCE_SUB_TYPE_INDEX_TYPE_NORMAL,\n \t.direction = TF_DIR_RX,\n-\t.priority = BNXT_ULP_PRIORITY_NOT_USED,\n-\t.srch_b4_alloc = BNXT_ULP_SEARCH_BEFORE_ALLOC_NO,\n-\t.key_start_idx = 202,\n-\t.blob_key_bit_size = 448,\n-\t.key_bit_size = 448,\n-\t.key_num_fields = 11,\n-\t.result_start_idx = 87,\n-\t.result_bit_size = 64,\n+\t.result_start_idx = 288,\n+\t.result_bit_size = 128,\n+\t.result_num_fields = 26,\n+\t.encap_num_fields = 0,\n+\t.mark_db_opcode = BNXT_ULP_MARK_DB_OPCODE_NOP,\n+\t.index_opcode = BNXT_ULP_INDEX_OPCODE_ALLOCATE,\n+\t.index_operand = BNXT_ULP_REGFILE_INDEX_MAIN_ACTION_PTR\n+\t},\n+\t{\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM,\n+\t.direction = TF_DIR_RX,\n+\t.priority = BNXT_ULP_PRIORITY_LEVEL_0,\n+\t.srch_b4_alloc = BNXT_ULP_SEARCH_BEFORE_ALLOC_NO,\n+\t.key_start_idx = 104,\n+\t.blob_key_bit_size = 167,\n+\t.key_bit_size = 167,\n+\t.key_num_fields = 13,\n+\t.result_start_idx = 314,\n+\t.result_bit_size = 64,\n+\t.result_num_fields = 13,\n+\t.encap_num_fields = 0,\n+\t.ident_start_idx = 0,\n+\t.ident_nums = 0,\n+\t.mark_db_opcode = BNXT_ULP_MARK_DB_OPCODE_NOP,\n+\t.critical_resource = BNXT_ULP_CRITICAL_RESOURCE_NO\n+\t},\n+\t{\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM,\n+\t.direction = TF_DIR_RX,\n+\t.priority = BNXT_ULP_PRIORITY_LEVEL_0,\n+\t.srch_b4_alloc = BNXT_ULP_SEARCH_BEFORE_ALLOC_NO,\n+\t.key_start_idx = 117,\n+\t.blob_key_bit_size = 167,\n+\t.key_bit_size = 167,\n+\t.key_num_fields = 13,\n+\t.result_start_idx = 327,\n+\t.result_bit_size = 64,\n+\t.result_num_fields = 13,\n+\t.encap_num_fields = 0,\n+\t.ident_start_idx = 0,\n+\t.ident_nums = 0,\n+\t.mark_db_opcode = BNXT_ULP_MARK_DB_OPCODE_NOP,\n+\t.critical_resource = BNXT_ULP_CRITICAL_RESOURCE_NO\n+\t},\n+\t{\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type = TF_TBL_TYPE_FULL_ACT_RECORD,\n+\t.resource_sub_type =\n+\t\tBNXT_ULP_RESOURCE_SUB_TYPE_INDEX_TYPE_VFR_CFA_ACTION,\n+\t.direction = TF_DIR_TX,\n+\t.result_start_idx = 340,\n+\t.result_bit_size = 128,\n+\t.result_num_fields = 26,\n+\t.encap_num_fields = 0,\n+\t.mark_db_opcode = BNXT_ULP_MARK_DB_OPCODE_NOP,\n+\t.index_opcode = BNXT_ULP_INDEX_OPCODE_GLOBAL,\n+\t.index_operand = BNXT_ULP_GLB_REGFILE_INDEX_GLB_LB_AREC_PTR\n+\t},\n+\t{\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_CACHE_TABLE,\n+\t.resource_type = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM,\n+\t.resource_sub_type =\n+\t\tBNXT_ULP_RESOURCE_SUB_TYPE_CACHE_TYPE_L2_CNTXT_TCAM,\n+\t.direction = TF_DIR_RX,\n+\t.key_start_idx = 130,\n+\t.blob_key_bit_size = 12,\n+\t.key_bit_size = 12,\n+\t.key_num_fields = 2,\n+\t.result_start_idx = 366,\n+\t.result_bit_size = 10,\n+\t.result_num_fields = 1,\n+\t.encap_num_fields = 0,\n+\t.ident_start_idx = 0,\n+\t.ident_nums = 1\n+\t},\n+\t{\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM,\n+\t.direction = TF_DIR_RX,\n+\t.priority = BNXT_ULP_PRIORITY_LEVEL_0,\n+\t.srch_b4_alloc = BNXT_ULP_SEARCH_BEFORE_ALLOC_NO,\n+\t.key_start_idx = 132,\n+\t.blob_key_bit_size = 167,\n+\t.key_bit_size = 167,\n+\t.key_num_fields = 13,\n+\t.result_start_idx = 367,\n+\t.result_bit_size = 64,\n+\t.result_num_fields = 13,\n+\t.encap_num_fields = 0,\n+\t.ident_start_idx = 1,\n+\t.ident_nums = 0,\n+\t.mark_db_opcode = BNXT_ULP_MARK_DB_OPCODE_NOP,\n+\t.critical_resource = BNXT_ULP_CRITICAL_RESOURCE_NO\n+\t},\n+\t{\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_CACHE_TABLE,\n+\t.resource_type = TF_TCAM_TBL_TYPE_PROF_TCAM,\n+\t.resource_sub_type =\n+\t\tBNXT_ULP_RESOURCE_SUB_TYPE_CACHE_TYPE_PROFILE_TCAM,\n+\t.direction = TF_DIR_RX,\n+\t.key_start_idx = 145,\n+\t.blob_key_bit_size = 16,\n+\t.key_bit_size = 16,\n+\t.key_num_fields = 3,\n+\t.result_start_idx = 380,\n+\t.result_bit_size = 10,\n+\t.result_num_fields = 1,\n+\t.encap_num_fields = 0,\n+\t.ident_start_idx = 1,\n+\t.ident_nums = 1\n+\t},\n+\t{\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type = TF_TCAM_TBL_TYPE_PROF_TCAM,\n+\t.direction = TF_DIR_RX,\n+\t.priority = BNXT_ULP_PRIORITY_LEVEL_0,\n+\t.srch_b4_alloc = BNXT_ULP_SEARCH_BEFORE_ALLOC_NO,\n+\t.key_start_idx = 148,\n+\t.blob_key_bit_size = 81,\n+\t.key_bit_size = 81,\n+\t.key_num_fields = 42,\n+\t.result_start_idx = 381,\n+\t.result_bit_size = 38,\n+\t.result_num_fields = 8,\n+\t.encap_num_fields = 0,\n+\t.ident_start_idx = 2,\n+\t.ident_nums = 0,\n+\t.mark_db_opcode = BNXT_ULP_MARK_DB_OPCODE_NOP,\n+\t.critical_resource = BNXT_ULP_CRITICAL_RESOURCE_NO\n+\t},\n+\t{\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_EXT_EM_TABLE,\n+\t.resource_type = TF_MEM_EXTERNAL,\n+\t.direction = TF_DIR_RX,\n+\t.key_start_idx = 190,\n+\t.blob_key_bit_size = 448,\n+\t.key_bit_size = 448,\n+\t.key_num_fields = 11,\n+\t.result_start_idx = 389,\n+\t.result_bit_size = 64,\n \t.result_num_fields = 9,\n \t.encap_num_fields = 0,\n-\t.ident_start_idx = 6,\n+\t.ident_start_idx = 2,\n \t.ident_nums = 0,\n \t.mark_db_opcode = BNXT_ULP_MARK_DB_OPCODE_SET_IF_MARK_ACTION,\n \t.critical_resource = BNXT_ULP_CRITICAL_RESOURCE_YES\n-\t}\n-};\n-\n-struct bnxt_ulp_mapper_class_key_field_info ulp_class_key_field_list[] = {\n+\t},\n+\t{\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_CACHE_TABLE,\n+\t.resource_type = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM,\n+\t.resource_sub_type =\n+\t\tBNXT_ULP_RESOURCE_SUB_TYPE_CACHE_TYPE_L2_CNTXT_TCAM,\n+\t.direction = TF_DIR_RX,\n+\t.key_start_idx = 201,\n+\t.blob_key_bit_size = 12,\n+\t.key_bit_size = 12,\n+\t.key_num_fields = 2,\n+\t.result_start_idx = 398,\n+\t.result_bit_size = 10,\n+\t.result_num_fields = 1,\n+\t.encap_num_fields = 0,\n+\t.ident_start_idx = 2,\n+\t.ident_nums = 1\n+\t},\n+\t{\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM,\n+\t.direction = TF_DIR_RX,\n+\t.priority = BNXT_ULP_PRIORITY_LEVEL_0,\n+\t.srch_b4_alloc = BNXT_ULP_SEARCH_BEFORE_ALLOC_NO,\n+\t.key_start_idx = 203,\n+\t.blob_key_bit_size = 167,\n+\t.key_bit_size = 167,\n+\t.key_num_fields = 13,\n+\t.result_start_idx = 399,\n+\t.result_bit_size = 64,\n+\t.result_num_fields = 13,\n+\t.encap_num_fields = 0,\n+\t.ident_start_idx = 3,\n+\t.ident_nums = 0,\n+\t.mark_db_opcode = BNXT_ULP_MARK_DB_OPCODE_NOP,\n+\t.critical_resource = BNXT_ULP_CRITICAL_RESOURCE_NO\n+\t},\n+\t{\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_CACHE_TABLE,\n+\t.resource_type = TF_TCAM_TBL_TYPE_PROF_TCAM,\n+\t.resource_sub_type =\n+\t\tBNXT_ULP_RESOURCE_SUB_TYPE_CACHE_TYPE_PROFILE_TCAM,\n+\t.direction = TF_DIR_RX,\n+\t.key_start_idx = 216,\n+\t.blob_key_bit_size = 16,\n+\t.key_bit_size = 16,\n+\t.key_num_fields = 3,\n+\t.result_start_idx = 412,\n+\t.result_bit_size = 10,\n+\t.result_num_fields = 1,\n+\t.encap_num_fields = 0,\n+\t.ident_start_idx = 3,\n+\t.ident_nums = 1\n+\t},\n+\t{\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type = TF_TCAM_TBL_TYPE_PROF_TCAM,\n+\t.direction = TF_DIR_RX,\n+\t.priority = BNXT_ULP_PRIORITY_LEVEL_0,\n+\t.srch_b4_alloc = BNXT_ULP_SEARCH_BEFORE_ALLOC_NO,\n+\t.key_start_idx = 219,\n+\t.blob_key_bit_size = 81,\n+\t.key_bit_size = 81,\n+\t.key_num_fields = 42,\n+\t.result_start_idx = 413,\n+\t.result_bit_size = 38,\n+\t.result_num_fields = 8,\n+\t.encap_num_fields = 0,\n+\t.ident_start_idx = 4,\n+\t.ident_nums = 0,\n+\t.mark_db_opcode = BNXT_ULP_MARK_DB_OPCODE_NOP,\n+\t.critical_resource = BNXT_ULP_CRITICAL_RESOURCE_NO\n+\t},\n+\t{\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_EXT_EM_TABLE,\n+\t.resource_type = TF_MEM_EXTERNAL,\n+\t.direction = TF_DIR_RX,\n+\t.key_start_idx = 261,\n+\t.blob_key_bit_size = 448,\n+\t.key_bit_size = 448,\n+\t.key_num_fields = 11,\n+\t.result_start_idx = 421,\n+\t.result_bit_size = 64,\n+\t.result_num_fields = 9,\n+\t.encap_num_fields = 0,\n+\t.ident_start_idx = 4,\n+\t.ident_nums = 0,\n+\t.mark_db_opcode = BNXT_ULP_MARK_DB_OPCODE_SET_IF_MARK_ACTION,\n+\t.critical_resource = BNXT_ULP_CRITICAL_RESOURCE_YES\n+\t},\n+\t{\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_CACHE_TABLE,\n+\t.resource_type = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM,\n+\t.resource_sub_type =\n+\t\tBNXT_ULP_RESOURCE_SUB_TYPE_CACHE_TYPE_L2_CNTXT_TCAM,\n+\t.direction = TF_DIR_TX,\n+\t.key_start_idx = 272,\n+\t.blob_key_bit_size = 12,\n+\t.key_bit_size = 12,\n+\t.key_num_fields = 2,\n+\t.result_start_idx = 430,\n+\t.result_bit_size = 10,\n+\t.result_num_fields = 1,\n+\t.encap_num_fields = 0,\n+\t.ident_start_idx = 4,\n+\t.ident_nums = 1\n+\t},\n+\t{\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM,\n+\t.direction = TF_DIR_TX,\n+\t.priority = BNXT_ULP_PRIORITY_LEVEL_0,\n+\t.srch_b4_alloc = BNXT_ULP_SEARCH_BEFORE_ALLOC_NO,\n+\t.key_start_idx = 274,\n+\t.blob_key_bit_size = 167,\n+\t.key_bit_size = 167,\n+\t.key_num_fields = 13,\n+\t.result_start_idx = 431,\n+\t.result_bit_size = 64,\n+\t.result_num_fields = 13,\n+\t.encap_num_fields = 0,\n+\t.ident_start_idx = 5,\n+\t.ident_nums = 0,\n+\t.mark_db_opcode = BNXT_ULP_MARK_DB_OPCODE_NOP,\n+\t.critical_resource = BNXT_ULP_CRITICAL_RESOURCE_NO\n+\t},\n+\t{\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_CACHE_TABLE,\n+\t.resource_type = TF_TCAM_TBL_TYPE_PROF_TCAM,\n+\t.resource_sub_type =\n+\t\tBNXT_ULP_RESOURCE_SUB_TYPE_CACHE_TYPE_PROFILE_TCAM,\n+\t.direction = TF_DIR_TX,\n+\t.key_start_idx = 287,\n+\t.blob_key_bit_size = 16,\n+\t.key_bit_size = 16,\n+\t.key_num_fields = 3,\n+\t.result_start_idx = 444,\n+\t.result_bit_size = 10,\n+\t.result_num_fields = 1,\n+\t.encap_num_fields = 0,\n+\t.ident_start_idx = 5,\n+\t.ident_nums = 1\n+\t},\n+\t{\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type = TF_TCAM_TBL_TYPE_PROF_TCAM,\n+\t.direction = TF_DIR_TX,\n+\t.priority = BNXT_ULP_PRIORITY_LEVEL_0,\n+\t.srch_b4_alloc = BNXT_ULP_SEARCH_BEFORE_ALLOC_NO,\n+\t.key_start_idx = 290,\n+\t.blob_key_bit_size = 81,\n+\t.key_bit_size = 81,\n+\t.key_num_fields = 42,\n+\t.result_start_idx = 445,\n+\t.result_bit_size = 38,\n+\t.result_num_fields = 8,\n+\t.encap_num_fields = 0,\n+\t.ident_start_idx = 6,\n+\t.ident_nums = 0,\n+\t.mark_db_opcode = BNXT_ULP_MARK_DB_OPCODE_NOP,\n+\t.critical_resource = BNXT_ULP_CRITICAL_RESOURCE_NO\n+\t},\n+\t{\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_EXT_EM_TABLE,\n+\t.resource_type = TF_MEM_EXTERNAL,\n+\t.direction = TF_DIR_TX,\n+\t.key_start_idx = 332,\n+\t.blob_key_bit_size = 448,\n+\t.key_bit_size = 448,\n+\t.key_num_fields = 11,\n+\t.result_start_idx = 453,\n+\t.result_bit_size = 64,\n+\t.result_num_fields = 9,\n+\t.encap_num_fields = 0,\n+\t.ident_start_idx = 6,\n+\t.ident_nums = 0,\n+\t.mark_db_opcode = BNXT_ULP_MARK_DB_OPCODE_SET_IF_MARK_ACTION,\n+\t.critical_resource = BNXT_ULP_CRITICAL_RESOURCE_YES\n+\t}\n+};\n+\n+struct bnxt_ulp_mapper_class_key_field_info ulp_class_key_field_list[] = {\n+\t{\n+\t.field_bit_size = 12,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 12,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 48,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 8,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n+\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_COMP_FIELD,\n+\t.spec_operand = {\n+\t\t(BNXT_ULP_CF_IDX_PHY_PORT_SVIF >> 8) & 0xff,\n+\t\tBNXT_ULP_CF_IDX_PHY_PORT_SVIF & 0xff,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 4,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 12,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 12,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 48,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 2,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 2,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 4,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 2,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n+\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.spec_operand = {0x01, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 12,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 12,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 48,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 8,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n+\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_COMP_FIELD,\n+\t.spec_operand = {\n+\t\t(BNXT_ULP_CF_IDX_DRV_FUNC_SVIF >> 8) & 0xff,\n+\t\tBNXT_ULP_CF_IDX_DRV_FUNC_SVIF & 0xff,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 4,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 12,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 12,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 48,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 2,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 2,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 4,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 2,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n+\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.spec_operand = {0x01, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 12,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 12,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 48,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 8,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n+\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_COMP_FIELD,\n+\t.spec_operand = {\n+\t\t(BNXT_ULP_CF_IDX_DRV_FUNC_SVIF >> 8) & 0xff,\n+\t\tBNXT_ULP_CF_IDX_DRV_FUNC_SVIF & 0xff,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 4,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 12,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 12,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 48,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 2,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 2,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 4,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 2,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n+\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.spec_operand = {0x01, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 12,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 12,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n+\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_COMP_FIELD,\n+\t.spec_operand = {\n+\t\t(BNXT_ULP_CF_IDX_DEV_PORT_ID >> 8) & 0xff,\n+\t\tBNXT_ULP_CF_IDX_DEV_PORT_ID & 0xff,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 48,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 8,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n+\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_COMP_FIELD,\n+\t.spec_operand = {\n+\t\t(BNXT_ULP_CF_IDX_DRV_FUNC_SVIF >> 8) & 0xff,\n+\t\tBNXT_ULP_CF_IDX_DRV_FUNC_SVIF & 0xff,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 4,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 12,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 12,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 48,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 2,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.spec_operand = {0x02, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 2,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 4,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n+\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.spec_operand = {\n+\t\tBNXT_ULP_SYM_TUN_HDR_TYPE_NONE,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 2,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n+\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.spec_operand = {0x01, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 12,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n+\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_COMP_FIELD,\n+\t.spec_operand = {\n+\t\t(BNXT_ULP_CF_IDX_DEV_PORT_ID >> 8) & 0xff,\n+\t\tBNXT_ULP_CF_IDX_DEV_PORT_ID & 0xff,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 12,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 48,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 8,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n+\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_COMP_FIELD,\n+\t.spec_operand = {\n+\t\t(BNXT_ULP_CF_IDX_DRV_FUNC_SVIF >> 8) & 0xff,\n+\t\tBNXT_ULP_CF_IDX_DRV_FUNC_SVIF & 0xff,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 4,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 12,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 12,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 48,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 2,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.spec_operand = {0x01, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 2,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 4,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n+\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.spec_operand = {\n+\t\tBNXT_ULP_SYM_TUN_HDR_TYPE_NONE,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 2,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n+\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.spec_operand = {0x01, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 12,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 12,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 48,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 8,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n+\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_COMP_FIELD,\n+\t.spec_operand = {\n+\t\t(BNXT_ULP_CF_IDX_VF_FUNC_SVIF >> 8) & 0xff,\n+\t\tBNXT_ULP_CF_IDX_VF_FUNC_SVIF & 0xff,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 4,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 12,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 12,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 48,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 2,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 2,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 4,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 2,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n+\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.spec_operand = {0x01, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 12,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 12,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 48,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 8,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n+\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_COMP_FIELD,\n+\t.spec_operand = {\n+\t\t(BNXT_ULP_CF_IDX_VF_FUNC_SVIF >> 8) & 0xff,\n+\t\tBNXT_ULP_CF_IDX_VF_FUNC_SVIF & 0xff,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 4,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 12,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 12,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 48,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 2,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 2,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 4,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 2,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n+\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.spec_operand = {0x01, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 12,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 12,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n+\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 48,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 8,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n+\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_COMP_FIELD,\n+\t.spec_operand = {\n+\t\t(BNXT_ULP_CF_IDX_DRV_FUNC_SVIF >> 8) & 0xff,\n+\t\tBNXT_ULP_CF_IDX_DRV_FUNC_SVIF & 0xff,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 4,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 12,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 12,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 48,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 2,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 2,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 4,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n+\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.spec_operand = {\n+\t\tBNXT_ULP_SYM_TUN_HDR_TYPE_NONE,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 2,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n+\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.spec_operand = {0x01, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 12,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 12,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n+\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.spec_operand = {0x01, 0x02}\n+\t},\n+\t{\n+\t.field_bit_size = 48,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 8,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n+\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_COMP_FIELD,\n+\t.spec_operand = {\n+\t\t(BNXT_ULP_CF_IDX_DRV_FUNC_SVIF >> 8) & 0xff,\n+\t\tBNXT_ULP_CF_IDX_DRV_FUNC_SVIF & 0xff,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 4,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 12,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 12,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 48,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 2,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.spec_operand = {0x02, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 2,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 4,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n+\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.spec_operand = {\n+\t\tBNXT_ULP_SYM_TUN_HDR_TYPE_NONE,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 2,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n+\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.spec_operand = {0x01, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 12,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.spec_operand = {0x01, 0x02}\n+\t},\n+\t{\n+\t.field_bit_size = 12,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n+\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 48,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 8,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n+\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_COMP_FIELD,\n+\t.spec_operand = {\n+\t\t(BNXT_ULP_CF_IDX_DRV_FUNC_SVIF >> 8) & 0xff,\n+\t\tBNXT_ULP_CF_IDX_DRV_FUNC_SVIF & 0xff,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 4,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 12,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 12,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 48,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 2,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.spec_operand = {0x01, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 2,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 4,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n+\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.spec_operand = {\n+\t\tBNXT_ULP_SYM_TUN_HDR_TYPE_NONE,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 2,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n+\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.spec_operand = {0x01, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 8,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_HDR_FIELD,\n+\t.spec_operand = {\n+\t\t(BNXT_ULP_HF8_IDX_SVIF_INDEX >> 8) & 0xff,\n+\t\tBNXT_ULP_HF8_IDX_SVIF_INDEX & 0xff,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 4,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.spec_operand = {\n+\t\tBNXT_ULP_SYM_TUN_HDR_TYPE_NONE,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 12,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 12,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 48,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 8,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_HDR_FIELD,\n+\t.mask_operand = {\n+\t\t(BNXT_ULP_HF8_IDX_SVIF_INDEX >> 8) & 0xff,\n+\t\tBNXT_ULP_HF8_IDX_SVIF_INDEX & 0xff,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00},\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_HDR_FIELD,\n+\t.spec_operand = {\n+\t\t(BNXT_ULP_HF8_IDX_SVIF_INDEX >> 8) & 0xff,\n+\t\tBNXT_ULP_HF8_IDX_SVIF_INDEX & 0xff,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 4,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 12,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 12,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 48,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 2,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 2,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 4,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n+\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.spec_operand = {\n+\t\tBNXT_ULP_SYM_TUN_HDR_TYPE_NONE,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 2,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n+\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.spec_operand = {0x01, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 7,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_GLB_REGFILE,\n+\t.spec_operand = {\n+\t\t(BNXT_ULP_GLB_REGFILE_INDEX_GLB_PROF_FUNC_ID >> 8) & 0xff,\n+\t\tBNXT_ULP_GLB_REGFILE_INDEX_GLB_PROF_FUNC_ID & 0xff,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 8,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_REGFILE,\n+\t.spec_operand = {\n+\t\t(BNXT_ULP_REGFILE_INDEX_CLASS_TID >> 8) & 0xff,\n+\t\tBNXT_ULP_REGFILE_INDEX_CLASS_TID & 0xff,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 4,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n+\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.spec_operand = {\n+\t\tBNXT_ULP_SYM_L4_HDR_TYPE_UDP,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n+\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n+\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.spec_operand = {\n+\t\tBNXT_ULP_SYM_L4_HDR_VALID_YES,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 4,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n+\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n+\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n+\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.spec_operand = {\n+\t\tBNXT_ULP_SYM_L3_HDR_VALID_YES,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 2,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n+\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 2,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n+\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n+\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n+\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.spec_operand = {\n+\t\tBNXT_ULP_SYM_L2_HDR_VALID_YES,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 3,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 4,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 4,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 4,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 2,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 2,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 9,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 7,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n+\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_GLB_REGFILE,\n+\t.spec_operand = {\n+\t\t(BNXT_ULP_GLB_REGFILE_INDEX_GLB_PROF_FUNC_ID >> 8) & 0xff,\n+\t\tBNXT_ULP_GLB_REGFILE_INDEX_GLB_PROF_FUNC_ID & 0xff,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 2,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n+\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 4,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n+\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n+\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.spec_operand = {0x01, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 251,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 3,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 16,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_HDR_FIELD,\n+\t.spec_operand = {\n+\t\t(BNXT_ULP_HF8_IDX_O_UDP_DST_PORT >> 8) & 0xff,\n+\t\tBNXT_ULP_HF8_IDX_O_UDP_DST_PORT & 0xff,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 16,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_HDR_FIELD,\n+\t.spec_operand = {\n+\t\t(BNXT_ULP_HF8_IDX_O_UDP_SRC_PORT >> 8) & 0xff,\n+\t\tBNXT_ULP_HF8_IDX_O_UDP_SRC_PORT & 0xff,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 8,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.spec_operand = {\n+\t\tBNXT_ULP_SYM_IP_PROTO_UDP,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 32,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_HDR_FIELD,\n+\t.spec_operand = {\n+\t\t(BNXT_ULP_HF8_IDX_O_IPV4_DST_ADDR >> 8) & 0xff,\n+\t\tBNXT_ULP_HF8_IDX_O_IPV4_DST_ADDR & 0xff,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 32,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_HDR_FIELD,\n+\t.spec_operand = {\n+\t\t(BNXT_ULP_HF8_IDX_O_IPV4_SRC_ADDR >> 8) & 0xff,\n+\t\tBNXT_ULP_HF8_IDX_O_IPV4_SRC_ADDR & 0xff,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 48,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 24,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 10,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_REGFILE,\n+\t.spec_operand = {\n+\t\t(BNXT_ULP_REGFILE_INDEX_L2_CNTXT_ID_0 >> 8) & 0xff,\n+\t\tBNXT_ULP_REGFILE_INDEX_L2_CNTXT_ID_0 & 0xff,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 8,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_REGFILE,\n+\t.spec_operand = {\n+\t\t(BNXT_ULP_REGFILE_INDEX_EM_PROFILE_ID_0 >> 8) & 0xff,\n+\t\tBNXT_ULP_REGFILE_INDEX_EM_PROFILE_ID_0 & 0xff,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 8,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_HDR_FIELD,\n+\t.spec_operand = {\n+\t\t(BNXT_ULP_HF9_IDX_SVIF_INDEX >> 8) & 0xff,\n+\t\tBNXT_ULP_HF9_IDX_SVIF_INDEX & 0xff,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 4,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.spec_operand = {\n+\t\tBNXT_ULP_SYM_TUN_HDR_TYPE_NONE,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 12,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 12,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 48,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 8,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_HDR_FIELD,\n+\t.mask_operand = {\n+\t\t(BNXT_ULP_HF9_IDX_SVIF_INDEX >> 8) & 0xff,\n+\t\tBNXT_ULP_HF9_IDX_SVIF_INDEX & 0xff,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00},\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_HDR_FIELD,\n+\t.spec_operand = {\n+\t\t(BNXT_ULP_HF9_IDX_SVIF_INDEX >> 8) & 0xff,\n+\t\tBNXT_ULP_HF9_IDX_SVIF_INDEX & 0xff,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 4,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 12,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 12,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 48,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 2,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 2,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 4,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n+\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 2,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n+\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.spec_operand = {0x01, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 7,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_GLB_REGFILE,\n+\t.spec_operand = {\n+\t\t(BNXT_ULP_GLB_REGFILE_INDEX_GLB_PROF_FUNC_ID >> 8) & 0xff,\n+\t\tBNXT_ULP_GLB_REGFILE_INDEX_GLB_PROF_FUNC_ID & 0xff,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 8,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_REGFILE,\n+\t.spec_operand = {\n+\t\t(BNXT_ULP_REGFILE_INDEX_CLASS_TID >> 8) & 0xff,\n+\t\tBNXT_ULP_REGFILE_INDEX_CLASS_TID & 0xff,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 4,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n+\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.spec_operand = {\n+\t\tBNXT_ULP_SYM_L4_HDR_TYPE_UDP,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n+\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n+\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.spec_operand = {\n+\t\tBNXT_ULP_SYM_L4_HDR_VALID_YES,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 4,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n+\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n+\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n+\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.spec_operand = {\n+\t\tBNXT_ULP_SYM_L3_HDR_VALID_YES,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 2,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 2,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n+\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n+\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n+\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.spec_operand = {\n+\t\tBNXT_ULP_SYM_L2_HDR_VALID_YES,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 3,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 4,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n+\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n+\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n+\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.spec_operand = {\n+\t\tBNXT_ULP_SYM_TUN_HDR_VALID_YES,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 4,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n+\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.spec_operand = {\n+\t\tBNXT_ULP_SYM_TL4_HDR_TYPE_UDP,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n+\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n+\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.spec_operand = {\n+\t\tBNXT_ULP_SYM_TL4_HDR_VALID_YES,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 4,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n+\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n+\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n+\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.spec_operand = {\n+\t\tBNXT_ULP_SYM_TL3_HDR_VALID_YES,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 2,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n+\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 2,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n+\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n+\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.spec_operand = {\n+\t\tBNXT_ULP_SYM_TL2_HDR_VALID_YES,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 9,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 7,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n+\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_GLB_REGFILE,\n+\t.spec_operand = {\n+\t\t(BNXT_ULP_GLB_REGFILE_INDEX_GLB_PROF_FUNC_ID >> 8) & 0xff,\n+\t\tBNXT_ULP_GLB_REGFILE_INDEX_GLB_PROF_FUNC_ID & 0xff,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 2,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n+\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 4,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n+\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n+\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.spec_operand = {0x01, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 251,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 3,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 16,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_HDR_FIELD,\n+\t.spec_operand = {\n+\t\t(BNXT_ULP_HF9_IDX_I_UDP_DST_PORT >> 8) & 0xff,\n+\t\tBNXT_ULP_HF9_IDX_I_UDP_DST_PORT & 0xff,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 16,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_HDR_FIELD,\n+\t.spec_operand = {\n+\t\t(BNXT_ULP_HF9_IDX_I_UDP_SRC_PORT >> 8) & 0xff,\n+\t\tBNXT_ULP_HF9_IDX_I_UDP_SRC_PORT & 0xff,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 8,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.spec_operand = {\n+\t\tBNXT_ULP_SYM_IP_PROTO_UDP,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 32,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_HDR_FIELD,\n+\t.spec_operand = {\n+\t\t(BNXT_ULP_HF9_IDX_I_IPV4_DST_ADDR >> 8) & 0xff,\n+\t\tBNXT_ULP_HF9_IDX_I_IPV4_DST_ADDR & 0xff,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 32,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_HDR_FIELD,\n+\t.spec_operand = {\n+\t\t(BNXT_ULP_HF9_IDX_I_IPV4_SRC_ADDR >> 8) & 0xff,\n+\t\tBNXT_ULP_HF9_IDX_I_IPV4_SRC_ADDR & 0xff,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 48,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 24,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 10,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_REGFILE,\n+\t.spec_operand = {\n+\t\t(BNXT_ULP_REGFILE_INDEX_L2_CNTXT_ID_0 >> 8) & 0xff,\n+\t\tBNXT_ULP_REGFILE_INDEX_L2_CNTXT_ID_0 & 0xff,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 8,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_REGFILE,\n+\t.spec_operand = {\n+\t\t(BNXT_ULP_REGFILE_INDEX_EM_PROFILE_ID_0 >> 8) & 0xff,\n+\t\tBNXT_ULP_REGFILE_INDEX_EM_PROFILE_ID_0 & 0xff,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 8,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_HDR_FIELD,\n+\t.spec_operand = {\n+\t\t(BNXT_ULP_HF10_IDX_SVIF_INDEX >> 8) & 0xff,\n+\t\tBNXT_ULP_HF10_IDX_SVIF_INDEX & 0xff,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 4,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.spec_operand = {\n+\t\tBNXT_ULP_SYM_TUN_HDR_TYPE_NONE,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 12,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 12,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 48,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 8,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_HDR_FIELD,\n+\t.mask_operand = {\n+\t\t(BNXT_ULP_HF10_IDX_SVIF_INDEX >> 8) & 0xff,\n+\t\tBNXT_ULP_HF10_IDX_SVIF_INDEX & 0xff,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00},\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_HDR_FIELD,\n+\t.spec_operand = {\n+\t\t(BNXT_ULP_HF10_IDX_SVIF_INDEX >> 8) & 0xff,\n+\t\tBNXT_ULP_HF10_IDX_SVIF_INDEX & 0xff,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 4,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 12,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 12,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 48,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 2,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 2,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 4,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n+\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.spec_operand = {\n+\t\tBNXT_ULP_SYM_TUN_HDR_TYPE_NONE,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 2,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n+\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.spec_operand = {0x01, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 7,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_GLB_REGFILE,\n+\t.spec_operand = {\n+\t\t(BNXT_ULP_GLB_REGFILE_INDEX_GLB_PROF_FUNC_ID >> 8) & 0xff,\n+\t\tBNXT_ULP_GLB_REGFILE_INDEX_GLB_PROF_FUNC_ID & 0xff,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 8,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_REGFILE,\n+\t.spec_operand = {\n+\t\t(BNXT_ULP_REGFILE_INDEX_CLASS_TID >> 8) & 0xff,\n+\t\tBNXT_ULP_REGFILE_INDEX_CLASS_TID & 0xff,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 4,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n+\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.spec_operand = {\n+\t\tBNXT_ULP_SYM_L4_HDR_TYPE_UDP,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n+\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n+\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.spec_operand = {\n+\t\tBNXT_ULP_SYM_L4_HDR_VALID_YES,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 4,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n+\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n+\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n+\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.spec_operand = {\n+\t\tBNXT_ULP_SYM_L3_HDR_VALID_YES,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 2,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 2,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n+\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n+\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n+\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.spec_operand = {\n+\t\tBNXT_ULP_SYM_L2_HDR_VALID_YES,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 3,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 4,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 4,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 4,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 2,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 2,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 9,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 7,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n+\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_GLB_REGFILE,\n+\t.spec_operand = {\n+\t\t(BNXT_ULP_GLB_REGFILE_INDEX_GLB_PROF_FUNC_ID >> 8) & 0xff,\n+\t\tBNXT_ULP_GLB_REGFILE_INDEX_GLB_PROF_FUNC_ID & 0xff,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 2,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n+\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 4,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n+\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n+\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.spec_operand = {0x01, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 251,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 3,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 16,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_HDR_FIELD,\n+\t.spec_operand = {\n+\t\t(BNXT_ULP_HF10_IDX_O_UDP_DST_PORT >> 8) & 0xff,\n+\t\tBNXT_ULP_HF10_IDX_O_UDP_DST_PORT & 0xff,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 16,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_HDR_FIELD,\n+\t.spec_operand = {\n+\t\t(BNXT_ULP_HF10_IDX_O_UDP_SRC_PORT >> 8) & 0xff,\n+\t\tBNXT_ULP_HF10_IDX_O_UDP_SRC_PORT & 0xff,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 8,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.spec_operand = {\n+\t\tBNXT_ULP_SYM_IP_PROTO_UDP,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 32,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_HDR_FIELD,\n+\t.spec_operand = {\n+\t\t(BNXT_ULP_HF10_IDX_O_IPV4_DST_ADDR >> 8) & 0xff,\n+\t\tBNXT_ULP_HF10_IDX_O_IPV4_DST_ADDR & 0xff,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 32,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_HDR_FIELD,\n+\t.spec_operand = {\n+\t\t(BNXT_ULP_HF10_IDX_O_IPV4_SRC_ADDR >> 8) & 0xff,\n+\t\tBNXT_ULP_HF10_IDX_O_IPV4_SRC_ADDR & 0xff,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 48,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 24,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 10,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_REGFILE,\n+\t.spec_operand = {\n+\t\t(BNXT_ULP_REGFILE_INDEX_L2_CNTXT_ID_0 >> 8) & 0xff,\n+\t\tBNXT_ULP_REGFILE_INDEX_L2_CNTXT_ID_0 & 0xff,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 8,\n+\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n+\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_REGFILE,\n+\t.spec_operand = {\n+\t\t(BNXT_ULP_REGFILE_INDEX_EM_PROFILE_ID_0 >> 8) & 0xff,\n+\t\tBNXT_ULP_REGFILE_INDEX_EM_PROFILE_ID_0 & 0xff,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t}\n+};\n+\n+struct bnxt_ulp_mapper_result_field_info ulp_class_result_field_list[] = {\n+\t{\n+\t.field_bit_size = 14,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 8,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 11,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 10,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 16,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 10,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 16,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 10,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 4,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 12,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_COMP_FIELD,\n+\t.result_operand = {\n+\t\t(BNXT_ULP_CF_IDX_DRV_FUNC_VNIC >> 8) & 0xff,\n+\t\tBNXT_ULP_CF_IDX_DRV_FUNC_VNIC & 0xff,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 2,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 10,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_GLB_REGFILE,\n+\t.result_operand = {\n+\t\t(BNXT_ULP_GLB_REGFILE_INDEX_GLB_L2_CNTXT_ID >> 8) & 0xff,\n+\t\tBNXT_ULP_GLB_REGFILE_INDEX_GLB_L2_CNTXT_ID & 0xff,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 7,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_GLB_REGFILE,\n+\t.result_operand = {\n+\t\t(BNXT_ULP_GLB_REGFILE_INDEX_GLB_PROF_FUNC_ID >> 8) & 0xff,\n+\t\tBNXT_ULP_GLB_REGFILE_INDEX_GLB_PROF_FUNC_ID & 0xff,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 4,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_COMP_FIELD,\n+\t.result_operand = {\n+\t\t(BNXT_ULP_CF_IDX_PHY_PORT_PARIF >> 8) & 0xff,\n+\t\tBNXT_ULP_CF_IDX_PHY_PORT_PARIF & 0xff,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 8,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 3,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 6,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 3,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 16,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.result_operand = {0x01, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 2,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 2,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 32,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_REGFILE,\n+\t.result_operand = {\n+\t\t(BNXT_ULP_REGFILE_INDEX_MAIN_ACTION_PTR >> 8) & 0xff,\n+\t\tBNXT_ULP_REGFILE_INDEX_MAIN_ACTION_PTR & 0xff,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 32,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_REGFILE,\n+\t.result_operand = {\n+\t\t(BNXT_ULP_REGFILE_INDEX_MAIN_ACTION_PTR >> 8) & 0xff,\n+\t\tBNXT_ULP_REGFILE_INDEX_MAIN_ACTION_PTR & 0xff,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 14,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 8,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 11,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 10,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 16,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 10,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 16,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 10,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 4,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 12,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_COMP_FIELD,\n+\t.result_operand = {\n+\t\t(BNXT_ULP_CF_IDX_PHY_PORT_VPORT >> 8) & 0xff,\n+\t\tBNXT_ULP_CF_IDX_PHY_PORT_VPORT & 0xff,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 2,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 16,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.result_operand = {0x01, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 4,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 8,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 3,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 6,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 3,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.result_operand = {0x01, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 16,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.result_operand = {0x01, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 2,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 2,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 3,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 3,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 3,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 4,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.result_operand = {\n+\t\tBNXT_ULP_SYM_ECV_VTAG_TYPE_ADD_1_ENCAP_PRI,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.result_operand = {0x01, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 16,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.result_operand = {0x81, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 12,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_COMP_FIELD,\n+\t.result_operand = {\n+\t\t(BNXT_ULP_CF_IDX_DEV_PORT_ID >> 8) & 0xff,\n+\t\tBNXT_ULP_CF_IDX_DEV_PORT_ID & 0xff,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 3,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 80,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 14,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 8,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 11,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_REGFILE,\n+\t.result_operand = {\n+\t\t(BNXT_ULP_REGFILE_INDEX_ENCAP_PTR_0 >> 8) & 0xff,\n+\t\tBNXT_ULP_REGFILE_INDEX_ENCAP_PTR_0 & 0xff,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 10,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 16,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n \t{\n-\t.field_bit_size = 8,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_HDR_FIELD,\n-\t.spec_operand = {\n-\t\t(BNXT_ULP_HF0_IDX_SVIF_INDEX >> 8) & 0xff,\n-\t\tBNXT_ULP_HF0_IDX_SVIF_INDEX & 0xff,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t.field_bit_size = 10,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 4,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n-\t.spec_operand = {\n-\t\tBNXT_ULP_SYM_TUN_HDR_TYPE_NONE,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t.field_bit_size = 16,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 12,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.field_bit_size = 10,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 12,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.field_bit_size = 1,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 48,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.field_bit_size = 1,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 8,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_HDR_FIELD,\n-\t.mask_operand = {\n-\t\t(BNXT_ULP_HF0_IDX_SVIF_INDEX >> 8) & 0xff,\n-\t\tBNXT_ULP_HF0_IDX_SVIF_INDEX & 0xff,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00},\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_HDR_FIELD,\n-\t.spec_operand = {\n-\t\t(BNXT_ULP_HF0_IDX_SVIF_INDEX >> 8) & 0xff,\n-\t\tBNXT_ULP_HF0_IDX_SVIF_INDEX & 0xff,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t.field_bit_size = 1,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n \t.field_bit_size = 4,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n \t.field_bit_size = 12,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.result_operand = {\n+\t\t(BNXT_ULP_SYM_WH_PLUS_LOOPBACK_PORT >> 8) & 0xff,\n+\t\tBNXT_ULP_SYM_WH_PLUS_LOOPBACK_PORT & 0xff,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n \t},\n \t{\n-\t.field_bit_size = 12,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.field_bit_size = 1,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 48,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.field_bit_size = 1,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n \t.field_bit_size = 2,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 2,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.field_bit_size = 1,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 4,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n-\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n-\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n-\t.spec_operand = {\n-\t\tBNXT_ULP_SYM_TUN_HDR_TYPE_NONE,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t.field_bit_size = 1,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 2,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.field_bit_size = 1,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 16,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n \t.field_bit_size = 1,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n-\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n-\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n-\t.spec_operand = {0x01, 0x00, 0x00, 0x00, 0x00, 0x00,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n \t.field_bit_size = 1,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.result_operand = {0x01, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n \t},\n \t{\n-\t.field_bit_size = 7,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_GLB_REGFILE,\n-\t.spec_operand = {\n-\t\t(BNXT_ULP_GLB_REGFILE_INDEX_GLB_PROF_FUNC_ID >> 8) & 0xff,\n-\t\tBNXT_ULP_GLB_REGFILE_INDEX_GLB_PROF_FUNC_ID & 0xff,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t.field_bit_size = 4,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n \t.field_bit_size = 8,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_REGFILE,\n-\t.spec_operand = {\n-\t\t(BNXT_ULP_REGFILE_INDEX_CLASS_TID >> 8) & 0xff,\n-\t\tBNXT_ULP_REGFILE_INDEX_CLASS_TID & 0xff,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 3,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 6,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 3,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n \t.field_bit_size = 1,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.result_operand = {0x01, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n \t},\n \t{\n-\t.field_bit_size = 4,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n-\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n-\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n-\t.spec_operand = {\n-\t\tBNXT_ULP_SYM_L4_HDR_TYPE_UDP,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t.field_bit_size = 16,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n \t.field_bit_size = 1,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n-\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n-\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.result_operand = {0x01, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 2,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 2,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 14,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n \t.field_bit_size = 1,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n-\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n-\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n-\t.spec_operand = {\n-\t\tBNXT_ULP_SYM_L4_HDR_VALID_YES,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n \t.field_bit_size = 1,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n \t.field_bit_size = 1,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n \t.field_bit_size = 1,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 4,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n-\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n-\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.field_bit_size = 8,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n \t.field_bit_size = 1,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n-\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n-\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n \t.field_bit_size = 1,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n-\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n-\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n-\t.spec_operand = {\n-\t\tBNXT_ULP_SYM_L3_HDR_VALID_YES,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 1,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.field_bit_size = 11,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 1,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.field_bit_size = 10,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 2,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n-\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n-\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.field_bit_size = 16,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 2,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n-\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n-\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.field_bit_size = 10,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 16,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 10,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n \t.field_bit_size = 1,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n-\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n-\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n \t.field_bit_size = 1,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n-\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n-\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n-\t.spec_operand = {\n-\t\tBNXT_ULP_SYM_L2_HDR_VALID_YES,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 3,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.field_bit_size = 1,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n \t.field_bit_size = 4,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 1,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.field_bit_size = 12,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_COMP_FIELD,\n+\t.result_operand = {\n+\t\t(BNXT_ULP_CF_IDX_VF_FUNC_VNIC >> 8) & 0xff,\n+\t\tBNXT_ULP_CF_IDX_VF_FUNC_VNIC & 0xff,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n \t},\n \t{\n \t.field_bit_size = 1,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.result_operand = {0x01, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n \t},\n \t{\n \t.field_bit_size = 1,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 4,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.field_bit_size = 2,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n \t.field_bit_size = 1,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n \t.field_bit_size = 1,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n \t.field_bit_size = 1,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 16,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_REGFILE,\n+\t.result_operand = {\n+\t\t(BNXT_ULP_REGFILE_INDEX_MAIN_ACTION_PTR >> 8) & 0xff,\n+\t\tBNXT_ULP_REGFILE_INDEX_MAIN_ACTION_PTR & 0xff,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n \t},\n \t{\n \t.field_bit_size = 1,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n \t.field_bit_size = 1,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.result_operand = {0x01, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n \t},\n \t{\n \t.field_bit_size = 4,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 1,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.field_bit_size = 8,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 1,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.field_bit_size = 3,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 6,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 3,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n \t.field_bit_size = 1,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 16,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n \t.field_bit_size = 1,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.result_operand = {0x01, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n \t},\n \t{\n \t.field_bit_size = 2,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n \t.field_bit_size = 2,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 16,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_REGFILE,\n+\t.result_operand = {\n+\t\t(BNXT_ULP_REGFILE_INDEX_MAIN_ACTION_PTR >> 8) & 0xff,\n+\t\tBNXT_ULP_REGFILE_INDEX_MAIN_ACTION_PTR & 0xff,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n \t},\n \t{\n \t.field_bit_size = 1,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n \t.field_bit_size = 1,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.result_operand = {0x01, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n \t},\n \t{\n-\t.field_bit_size = 9,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.field_bit_size = 4,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 7,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n-\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n-\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_GLB_REGFILE,\n-\t.spec_operand = {\n-\t\t(BNXT_ULP_GLB_REGFILE_INDEX_GLB_PROF_FUNC_ID >> 8) & 0xff,\n-\t\tBNXT_ULP_GLB_REGFILE_INDEX_GLB_PROF_FUNC_ID & 0xff,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t.field_bit_size = 8,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 1,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.field_bit_size = 3,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 2,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n-\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n-\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.field_bit_size = 6,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 4,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n-\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n-\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.field_bit_size = 3,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n \t.field_bit_size = 1,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n-\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n-\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n-\t.spec_operand = {0x01, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 16,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.result_operand = {0x01, 0x00, 0x00, 0x00, 0x00, 0x00,\n \t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n \t},\n \t{\n-\t.field_bit_size = 251,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.field_bit_size = 2,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 3,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.field_bit_size = 2,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 16,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_HDR_FIELD,\n-\t.spec_operand = {\n-\t\t(BNXT_ULP_HF0_IDX_O_UDP_DST_PORT >> 8) & 0xff,\n-\t\tBNXT_ULP_HF0_IDX_O_UDP_DST_PORT & 0xff,\n+\t.field_bit_size = 10,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_GLB_REGFILE,\n+\t.result_operand = {\n+\t\t(BNXT_ULP_GLB_REGFILE_INDEX_GLB_L2_CNTXT_ID >> 8) & 0xff,\n+\t\tBNXT_ULP_GLB_REGFILE_INDEX_GLB_L2_CNTXT_ID & 0xff,\n \t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n \t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n \t},\n \t{\n-\t.field_bit_size = 16,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_HDR_FIELD,\n-\t.spec_operand = {\n-\t\t(BNXT_ULP_HF0_IDX_O_UDP_SRC_PORT >> 8) & 0xff,\n-\t\tBNXT_ULP_HF0_IDX_O_UDP_SRC_PORT & 0xff,\n+\t.field_bit_size = 7,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_GLB_REGFILE,\n+\t.result_operand = {\n+\t\t(BNXT_ULP_GLB_REGFILE_INDEX_GLB_PROF_FUNC_ID >> 8) & 0xff,\n+\t\tBNXT_ULP_GLB_REGFILE_INDEX_GLB_PROF_FUNC_ID & 0xff,\n \t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n \t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n \t},\n \t{\n+\t.field_bit_size = 1,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 4,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n \t.field_bit_size = 8,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n-\t.spec_operand = {\n-\t\tBNXT_ULP_SYM_IP_PROTO_UDP,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 32,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_HDR_FIELD,\n-\t.spec_operand = {\n-\t\t(BNXT_ULP_HF0_IDX_O_IPV4_DST_ADDR >> 8) & 0xff,\n-\t\tBNXT_ULP_HF0_IDX_O_IPV4_DST_ADDR & 0xff,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t.field_bit_size = 3,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 32,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_HDR_FIELD,\n-\t.spec_operand = {\n-\t\t(BNXT_ULP_HF0_IDX_O_IPV4_SRC_ADDR >> 8) & 0xff,\n-\t\tBNXT_ULP_HF0_IDX_O_IPV4_SRC_ADDR & 0xff,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t.field_bit_size = 6,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 48,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.field_bit_size = 3,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 24,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.field_bit_size = 1,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 10,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_REGFILE,\n-\t.spec_operand = {\n-\t\t(BNXT_ULP_REGFILE_INDEX_L2_CNTXT_ID_0 >> 8) & 0xff,\n-\t\tBNXT_ULP_REGFILE_INDEX_L2_CNTXT_ID_0 & 0xff,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t.field_bit_size = 16,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.result_operand = {0x01, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 2,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 2,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 8,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_REGFILE,\n-\t.spec_operand = {\n-\t\t(BNXT_ULP_REGFILE_INDEX_EM_PROFILE_ID_0 >> 8) & 0xff,\n-\t\tBNXT_ULP_REGFILE_INDEX_EM_PROFILE_ID_0 & 0xff,\n+\t.field_bit_size = 32,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_GLB_REGFILE,\n+\t.result_operand = {\n+\t\t(BNXT_ULP_GLB_REGFILE_INDEX_GLB_LB_AREC_PTR >> 8) & 0xff,\n+\t\tBNXT_ULP_GLB_REGFILE_INDEX_GLB_LB_AREC_PTR & 0xff,\n \t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n \t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n \t},\n \t{\n-\t.field_bit_size = 8,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_HDR_FIELD,\n-\t.spec_operand = {\n-\t\t(BNXT_ULP_HF1_IDX_SVIF_INDEX >> 8) & 0xff,\n-\t\tBNXT_ULP_HF1_IDX_SVIF_INDEX & 0xff,\n+\t.field_bit_size = 32,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_GLB_REGFILE,\n+\t.result_operand = {\n+\t\t(BNXT_ULP_GLB_REGFILE_INDEX_GLB_LB_AREC_PTR >> 8) & 0xff,\n+\t\tBNXT_ULP_GLB_REGFILE_INDEX_GLB_LB_AREC_PTR & 0xff,\n \t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n \t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n \t},\n \t{\n-\t.field_bit_size = 4,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n-\t.spec_operand = {\n-\t\tBNXT_ULP_SYM_TUN_HDR_TYPE_NONE,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t.field_bit_size = 14,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 12,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.field_bit_size = 1,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 12,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.field_bit_size = 1,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 48,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.field_bit_size = 1,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n \t.field_bit_size = 8,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_HDR_FIELD,\n-\t.mask_operand = {\n-\t\t(BNXT_ULP_HF1_IDX_SVIF_INDEX >> 8) & 0xff,\n-\t\tBNXT_ULP_HF1_IDX_SVIF_INDEX & 0xff,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00},\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_HDR_FIELD,\n-\t.spec_operand = {\n-\t\t(BNXT_ULP_HF1_IDX_SVIF_INDEX >> 8) & 0xff,\n-\t\tBNXT_ULP_HF1_IDX_SVIF_INDEX & 0xff,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 4,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.field_bit_size = 1,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 12,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.field_bit_size = 1,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 12,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.field_bit_size = 11,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 48,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.field_bit_size = 10,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 2,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.field_bit_size = 16,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 2,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.field_bit_size = 10,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 4,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n-\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n-\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n-\t.spec_operand = {\n-\t\tBNXT_ULP_SYM_TUN_HDR_TYPE_NONE,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t.field_bit_size = 16,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 2,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.field_bit_size = 10,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n \t.field_bit_size = 1,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n-\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n-\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n-\t.spec_operand = {0x01, 0x00, 0x00, 0x00, 0x00, 0x00,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n \t.field_bit_size = 1,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 7,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_GLB_REGFILE,\n-\t.spec_operand = {\n-\t\t(BNXT_ULP_GLB_REGFILE_INDEX_GLB_PROF_FUNC_ID >> 8) & 0xff,\n-\t\tBNXT_ULP_GLB_REGFILE_INDEX_GLB_PROF_FUNC_ID & 0xff,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t.field_bit_size = 1,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 8,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_REGFILE,\n-\t.spec_operand = {\n-\t\t(BNXT_ULP_REGFILE_INDEX_CLASS_TID >> 8) & 0xff,\n-\t\tBNXT_ULP_REGFILE_INDEX_CLASS_TID & 0xff,\n+\t.field_bit_size = 1,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 4,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 12,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_COMP_FIELD,\n+\t.result_operand = {\n+\t\t(BNXT_ULP_CF_IDX_DRV_FUNC_VNIC >> 8) & 0xff,\n+\t\tBNXT_ULP_CF_IDX_DRV_FUNC_VNIC & 0xff,\n \t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n \t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n \t},\n \t{\n \t.field_bit_size = 1,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 4,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n-\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n-\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n-\t.spec_operand = {\n-\t\tBNXT_ULP_SYM_L4_HDR_TYPE_UDP,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t.field_bit_size = 1,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 2,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n \t.field_bit_size = 1,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n-\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n-\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n \t.field_bit_size = 1,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n-\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n-\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n-\t.spec_operand = {\n-\t\tBNXT_ULP_SYM_L4_HDR_VALID_YES,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n \t.field_bit_size = 1,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 16,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_REGFILE,\n+\t.result_operand = {\n+\t\t(BNXT_ULP_REGFILE_INDEX_MAIN_ACTION_PTR >> 8) & 0xff,\n+\t\tBNXT_ULP_REGFILE_INDEX_MAIN_ACTION_PTR & 0xff,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n \t},\n \t{\n \t.field_bit_size = 1,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n \t.field_bit_size = 1,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.result_operand = {0x01, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n \t},\n \t{\n \t.field_bit_size = 4,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n-\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n-\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 8,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 3,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 6,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 3,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n \t.field_bit_size = 1,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n-\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n-\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 16,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n \t.field_bit_size = 1,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n-\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n-\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n-\t.spec_operand = {\n-\t\tBNXT_ULP_SYM_L3_HDR_VALID_YES,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.result_operand = {0x01, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 2,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 2,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 3,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 3,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 3,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n \t.field_bit_size = 1,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 4,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.result_operand = {\n+\t\tBNXT_ULP_SYM_ECV_VTAG_TYPE_ADD_1_ENCAP_PRI,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n \t},\n \t{\n \t.field_bit_size = 1,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 2,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.field_bit_size = 1,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.result_operand = {0x01, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n \t},\n \t{\n-\t.field_bit_size = 2,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n-\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n-\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.field_bit_size = 16,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.result_operand = {0x81, 0x00}\n \t},\n \t{\n-\t.field_bit_size = 1,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n-\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n-\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.field_bit_size = 12,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.result_operand = {0x01, 0x02}\n \t},\n \t{\n \t.field_bit_size = 1,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n-\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n-\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n-\t.spec_operand = {\n-\t\tBNXT_ULP_SYM_L2_HDR_VALID_YES,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n \t.field_bit_size = 3,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 4,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.field_bit_size = 80,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 1,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.field_bit_size = 14,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n \t.field_bit_size = 1,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n \t.field_bit_size = 1,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 4,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.field_bit_size = 1,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n \t.field_bit_size = 1,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 1,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.field_bit_size = 8,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n \t.field_bit_size = 1,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n \t.field_bit_size = 1,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 1,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.field_bit_size = 11,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_REGFILE,\n+\t.result_operand = {\n+\t\t(BNXT_ULP_REGFILE_INDEX_ENCAP_PTR_0 >> 8) & 0xff,\n+\t\tBNXT_ULP_REGFILE_INDEX_ENCAP_PTR_0 & 0xff,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n \t},\n \t{\n-\t.field_bit_size = 4,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.field_bit_size = 10,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 1,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.field_bit_size = 16,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 1,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.field_bit_size = 10,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 1,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.field_bit_size = 16,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 1,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.field_bit_size = 10,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 2,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.field_bit_size = 1,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 2,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.field_bit_size = 1,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n \t.field_bit_size = 1,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n \t.field_bit_size = 1,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 9,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.field_bit_size = 4,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 7,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n-\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n-\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_GLB_REGFILE,\n-\t.spec_operand = {\n-\t\t(BNXT_ULP_GLB_REGFILE_INDEX_GLB_PROF_FUNC_ID >> 8) & 0xff,\n-\t\tBNXT_ULP_GLB_REGFILE_INDEX_GLB_PROF_FUNC_ID & 0xff,\n+\t.field_bit_size = 12,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_COMP_FIELD,\n+\t.result_operand = {\n+\t\t(BNXT_ULP_CF_IDX_PHY_PORT_VPORT >> 8) & 0xff,\n+\t\tBNXT_ULP_CF_IDX_PHY_PORT_VPORT & 0xff,\n \t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n \t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n \t},\n \t{\n \t.field_bit_size = 1,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 2,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n-\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n-\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.field_bit_size = 1,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 4,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n-\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n-\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.field_bit_size = 2,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n \t.field_bit_size = 1,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n-\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n-\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n-\t.spec_operand = {0x01, 0x00, 0x00, 0x00, 0x00, 0x00,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 251,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.field_bit_size = 1,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 3,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.field_bit_size = 1,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n \t.field_bit_size = 16,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_HDR_FIELD,\n-\t.spec_operand = {\n-\t\t(BNXT_ULP_HF1_IDX_O_UDP_DST_PORT >> 8) & 0xff,\n-\t\tBNXT_ULP_HF1_IDX_O_UDP_DST_PORT & 0xff,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_REGFILE,\n+\t.result_operand = {\n+\t\t(BNXT_ULP_REGFILE_INDEX_MAIN_ACTION_PTR >> 8) & 0xff,\n+\t\tBNXT_ULP_REGFILE_INDEX_MAIN_ACTION_PTR & 0xff,\n \t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n \t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n \t},\n \t{\n-\t.field_bit_size = 16,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_HDR_FIELD,\n-\t.spec_operand = {\n-\t\t(BNXT_ULP_HF1_IDX_O_UDP_SRC_PORT >> 8) & 0xff,\n-\t\tBNXT_ULP_HF1_IDX_O_UDP_SRC_PORT & 0xff,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t.field_bit_size = 1,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 1,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.result_operand = {0x01, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 4,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n \t.field_bit_size = 8,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n-\t.spec_operand = {\n-\t\tBNXT_ULP_SYM_IP_PROTO_UDP,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 32,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_HDR_FIELD,\n-\t.spec_operand = {\n-\t\t(BNXT_ULP_HF1_IDX_O_IPV4_DST_ADDR >> 8) & 0xff,\n-\t\tBNXT_ULP_HF1_IDX_O_IPV4_DST_ADDR & 0xff,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t.field_bit_size = 3,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 32,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_HDR_FIELD,\n-\t.spec_operand = {\n-\t\t(BNXT_ULP_HF1_IDX_O_IPV4_SRC_ADDR >> 8) & 0xff,\n-\t\tBNXT_ULP_HF1_IDX_O_IPV4_SRC_ADDR & 0xff,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t.field_bit_size = 6,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 48,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.field_bit_size = 3,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 24,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.field_bit_size = 1,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 10,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_REGFILE,\n-\t.spec_operand = {\n-\t\t(BNXT_ULP_REGFILE_INDEX_L2_CNTXT_ID_0 >> 8) & 0xff,\n-\t\tBNXT_ULP_REGFILE_INDEX_L2_CNTXT_ID_0 & 0xff,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t.field_bit_size = 16,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 8,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_REGFILE,\n-\t.spec_operand = {\n-\t\t(BNXT_ULP_REGFILE_INDEX_EM_PROFILE_ID_0 >> 8) & 0xff,\n-\t\tBNXT_ULP_REGFILE_INDEX_EM_PROFILE_ID_0 & 0xff,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t.field_bit_size = 1,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.result_operand = {0x01, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t},\n+\t{\n+\t.field_bit_size = 2,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 2,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 8,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_HDR_FIELD,\n-\t.spec_operand = {\n-\t\t(BNXT_ULP_HF2_IDX_SVIF_INDEX >> 8) & 0xff,\n-\t\tBNXT_ULP_HF2_IDX_SVIF_INDEX & 0xff,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t.field_bit_size = 14,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 4,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n-\t.spec_operand = {\n-\t\tBNXT_ULP_SYM_TUN_HDR_TYPE_NONE,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t.field_bit_size = 1,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 12,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.field_bit_size = 1,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 12,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.field_bit_size = 1,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 48,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.field_bit_size = 1,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n \t.field_bit_size = 8,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_HDR_FIELD,\n-\t.mask_operand = {\n-\t\t(BNXT_ULP_HF2_IDX_SVIF_INDEX >> 8) & 0xff,\n-\t\tBNXT_ULP_HF2_IDX_SVIF_INDEX & 0xff,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00},\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_HDR_FIELD,\n-\t.spec_operand = {\n-\t\t(BNXT_ULP_HF2_IDX_SVIF_INDEX >> 8) & 0xff,\n-\t\tBNXT_ULP_HF2_IDX_SVIF_INDEX & 0xff,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 4,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.field_bit_size = 1,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 12,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.field_bit_size = 1,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 12,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.field_bit_size = 11,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 48,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.field_bit_size = 10,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 2,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.field_bit_size = 16,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 2,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.field_bit_size = 10,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 4,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n-\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n-\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.field_bit_size = 16,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 2,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.field_bit_size = 10,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n \t.field_bit_size = 1,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n-\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n-\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n-\t.spec_operand = {0x01, 0x00, 0x00, 0x00, 0x00, 0x00,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n \t.field_bit_size = 1,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 7,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_GLB_REGFILE,\n-\t.spec_operand = {\n-\t\t(BNXT_ULP_GLB_REGFILE_INDEX_GLB_PROF_FUNC_ID >> 8) & 0xff,\n-\t\tBNXT_ULP_GLB_REGFILE_INDEX_GLB_PROF_FUNC_ID & 0xff,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t.field_bit_size = 1,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 8,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_REGFILE,\n-\t.spec_operand = {\n-\t\t(BNXT_ULP_REGFILE_INDEX_CLASS_TID >> 8) & 0xff,\n-\t\tBNXT_ULP_REGFILE_INDEX_CLASS_TID & 0xff,\n+\t.field_bit_size = 1,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 4,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 12,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_COMP_FIELD,\n+\t.result_operand = {\n+\t\t(BNXT_ULP_CF_IDX_VF_FUNC_VNIC >> 8) & 0xff,\n+\t\tBNXT_ULP_CF_IDX_VF_FUNC_VNIC & 0xff,\n \t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n \t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n \t},\n \t{\n \t.field_bit_size = 1,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.result_operand = {0x01, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n \t},\n \t{\n-\t.field_bit_size = 4,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n-\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n-\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n-\t.spec_operand = {\n-\t\tBNXT_ULP_SYM_L4_HDR_TYPE_UDP,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t.field_bit_size = 1,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 2,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n \t.field_bit_size = 1,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n-\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n-\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n \t.field_bit_size = 1,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n-\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n-\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n-\t.spec_operand = {\n-\t\tBNXT_ULP_SYM_L4_HDR_VALID_YES,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n \t.field_bit_size = 1,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 16,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_REGFILE,\n+\t.result_operand = {\n+\t\t(BNXT_ULP_REGFILE_INDEX_MAIN_ACTION_PTR >> 8) & 0xff,\n+\t\tBNXT_ULP_REGFILE_INDEX_MAIN_ACTION_PTR & 0xff,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n \t},\n \t{\n \t.field_bit_size = 1,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n \t.field_bit_size = 1,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.result_operand = {0x01, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n \t},\n \t{\n \t.field_bit_size = 4,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n-\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n-\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 1,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n-\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n-\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.field_bit_size = 8,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 1,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n-\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n-\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n-\t.spec_operand = {\n-\t\tBNXT_ULP_SYM_L3_HDR_VALID_YES,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t.field_bit_size = 3,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 6,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 3,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n \t.field_bit_size = 1,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n+\t{\n+\t.field_bit_size = 16,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n \t.field_bit_size = 1,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.result_operand = {0x01, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n \t},\n \t{\n \t.field_bit_size = 2,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n \t.field_bit_size = 2,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n-\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n-\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 1,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n-\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n-\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.field_bit_size = 16,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_REGFILE,\n+\t.result_operand = {\n+\t\t(BNXT_ULP_REGFILE_INDEX_MAIN_ACTION_PTR >> 8) & 0xff,\n+\t\tBNXT_ULP_REGFILE_INDEX_MAIN_ACTION_PTR & 0xff,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n \t},\n \t{\n \t.field_bit_size = 1,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n-\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n-\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n-\t.spec_operand = {\n-\t\tBNXT_ULP_SYM_L2_HDR_VALID_YES,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 3,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.field_bit_size = 1,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.result_operand = {0x01, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n \t},\n \t{\n-\t.field_bit_size = 4,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n-\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n-\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.field_bit_size = 4,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 1,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n-\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n-\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.field_bit_size = 8,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 1,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n-\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n-\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n-\t.spec_operand = {\n-\t\tBNXT_ULP_SYM_TUN_HDR_VALID_YES,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t.field_bit_size = 3,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 1,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.field_bit_size = 6,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 4,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n-\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n-\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n-\t.spec_operand = {\n-\t\tBNXT_ULP_SYM_TL4_HDR_TYPE_UDP,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t.field_bit_size = 3,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n \t.field_bit_size = 1,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n-\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n-\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 1,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n-\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n-\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n-\t.spec_operand = {\n-\t\tBNXT_ULP_SYM_TL4_HDR_VALID_YES,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t.field_bit_size = 16,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n \t.field_bit_size = 1,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.result_operand = {0x01, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n \t},\n \t{\n-\t.field_bit_size = 1,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.field_bit_size = 2,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 1,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.field_bit_size = 2,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 4,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n-\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n-\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.field_bit_size = 14,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n \t.field_bit_size = 1,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n-\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n-\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n \t.field_bit_size = 1,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n-\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n-\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n-\t.spec_operand = {\n-\t\tBNXT_ULP_SYM_TL3_HDR_VALID_YES,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n \t.field_bit_size = 1,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n \t.field_bit_size = 1,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 2,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n-\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n-\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.field_bit_size = 8,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 2,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n-\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n-\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.field_bit_size = 1,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n \t.field_bit_size = 1,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n-\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n-\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n-\t.spec_operand = {\n-\t\tBNXT_ULP_SYM_TL2_HDR_VALID_YES,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 1,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.field_bit_size = 11,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 9,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.field_bit_size = 10,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 7,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n-\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n-\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_GLB_REGFILE,\n-\t.spec_operand = {\n-\t\t(BNXT_ULP_GLB_REGFILE_INDEX_GLB_PROF_FUNC_ID >> 8) & 0xff,\n-\t\tBNXT_ULP_GLB_REGFILE_INDEX_GLB_PROF_FUNC_ID & 0xff,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t.field_bit_size = 16,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 1,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.field_bit_size = 10,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 2,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n-\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n-\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.field_bit_size = 16,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 4,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n-\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n-\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.field_bit_size = 10,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n \t.field_bit_size = 1,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n-\t.mask_operand = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n-\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff},\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n-\t.spec_operand = {0x01, 0x00, 0x00, 0x00, 0x00, 0x00,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 251,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.field_bit_size = 1,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 3,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.field_bit_size = 1,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 16,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_HDR_FIELD,\n-\t.spec_operand = {\n-\t\t(BNXT_ULP_HF2_IDX_I_UDP_DST_PORT >> 8) & 0xff,\n-\t\tBNXT_ULP_HF2_IDX_I_UDP_DST_PORT & 0xff,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t.field_bit_size = 1,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 16,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_HDR_FIELD,\n-\t.spec_operand = {\n-\t\t(BNXT_ULP_HF2_IDX_I_UDP_SRC_PORT >> 8) & 0xff,\n-\t\tBNXT_ULP_HF2_IDX_I_UDP_SRC_PORT & 0xff,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t.field_bit_size = 4,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 8,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n-\t.spec_operand = {\n-\t\tBNXT_ULP_SYM_IP_PROTO_UDP,\n+\t.field_bit_size = 12,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_CONSTANT,\n+\t.result_operand = {\n+\t\t(BNXT_ULP_SYM_WH_PLUS_LOOPBACK_PORT >> 8) & 0xff,\n+\t\tBNXT_ULP_SYM_WH_PLUS_LOOPBACK_PORT & 0xff,\n \t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n \t},\n \t{\n-\t.field_bit_size = 32,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_HDR_FIELD,\n-\t.spec_operand = {\n-\t\t(BNXT_ULP_HF2_IDX_I_IPV4_DST_ADDR >> 8) & 0xff,\n-\t\tBNXT_ULP_HF2_IDX_I_IPV4_DST_ADDR & 0xff,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t.field_bit_size = 1,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 32,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_HDR_FIELD,\n-\t.spec_operand = {\n-\t\t(BNXT_ULP_HF2_IDX_I_IPV4_SRC_ADDR >> 8) & 0xff,\n-\t\tBNXT_ULP_HF2_IDX_I_IPV4_SRC_ADDR & 0xff,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t.field_bit_size = 1,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 48,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.field_bit_size = 2,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 24,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.field_bit_size = 1,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 10,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_REGFILE,\n-\t.spec_operand = {\n-\t\t(BNXT_ULP_REGFILE_INDEX_L2_CNTXT_ID_0 >> 8) & 0xff,\n-\t\tBNXT_ULP_REGFILE_INDEX_L2_CNTXT_ID_0 & 0xff,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n+\t.field_bit_size = 1,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n \t},\n \t{\n-\t.field_bit_size = 8,\n-\t.mask_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO,\n-\t.spec_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_REGFILE,\n-\t.spec_operand = {\n-\t\t(BNXT_ULP_REGFILE_INDEX_EM_PROFILE_ID_0 >> 8) & 0xff,\n-\t\tBNXT_ULP_REGFILE_INDEX_EM_PROFILE_ID_0 & 0xff,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n-\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n-\t}\n-};\n-\n-struct bnxt_ulp_mapper_result_field_info ulp_class_result_field_list[] = {\n+\t.field_bit_size = 1,\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t},\n \t{\n \t.field_bit_size = 10,\n \t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_REGFILE,\n@@ -2309,7 +5160,12 @@ struct bnxt_ulp_mapper_result_field_info ulp_class_result_field_list[] = {\n \t},\n \t{\n \t.field_bit_size = 16,\n-\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_ZERO\n+\t.result_opcode = BNXT_ULP_MAPPER_OPC_SET_TO_REGFILE,\n+\t.result_operand = {\n+\t\t(BNXT_ULP_REGFILE_INDEX_MAIN_SP_PTR >> 8) & 0xff,\n+\t\tBNXT_ULP_REGFILE_INDEX_MAIN_SP_PTR & 0xff,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n+\t\t0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}\n \t},\n \t{\n \t.field_bit_size = 1,\ndiff --git a/drivers/net/bnxt/tf_ulp/ulp_template_db_enum.h b/drivers/net/bnxt/tf_ulp/ulp_template_db_enum.h\nindex 2346797..6955464 100644\n--- a/drivers/net/bnxt/tf_ulp/ulp_template_db_enum.h\n+++ b/drivers/net/bnxt/tf_ulp/ulp_template_db_enum.h\n@@ -6,7 +6,7 @@\n #ifndef ULP_TEMPLATE_DB_H_\n #define ULP_TEMPLATE_DB_H_\n \n-#define BNXT_ULP_REGFILE_MAX_SZ 16\n+#define BNXT_ULP_REGFILE_MAX_SZ 17\n #define BNXT_ULP_MAX_NUM_DEVICES 4\n #define BNXT_ULP_LOG2_MAX_NUM_DEV 2\n #define BNXT_ULP_CACHE_TBL_MAX_SZ 4\n@@ -18,15 +18,15 @@\n #define BNXT_ULP_CLASS_HID_SHFTL 23\n #define BNXT_ULP_CLASS_HID_MASK 255\n #define BNXT_ULP_ACT_SIG_TBL_MAX_SZ 256\n-#define BNXT_ULP_ACT_MATCH_LIST_MAX_SZ 4\n+#define BNXT_ULP_ACT_MATCH_LIST_MAX_SZ 24\n #define BNXT_ULP_ACT_HID_LOW_PRIME 7919\n #define BNXT_ULP_ACT_HID_HIGH_PRIME 7919\n-#define BNXT_ULP_ACT_HID_SHFTR 0\n+#define BNXT_ULP_ACT_HID_SHFTR 23\n #define BNXT_ULP_ACT_HID_SHFTL 23\n #define BNXT_ULP_ACT_HID_MASK 255\n #define BNXT_ULP_CACHE_TBL_IDENT_MAX_NUM 2\n-#define BNXT_ULP_GLB_RESOURCE_INFO_TBL_MAX_SZ 3\n-#define BNXT_ULP_GLB_TEMPLATE_TBL_MAX_SZ 0\n+#define BNXT_ULP_GLB_RESOURCE_TBL_MAX_SZ 5\n+#define BNXT_ULP_GLB_TEMPLATE_TBL_MAX_SZ 1\n \n enum bnxt_ulp_action_bit {\n \tBNXT_ULP_ACTION_BIT_MARK             = 0x0000000000000001,\n@@ -242,7 +242,8 @@ enum bnxt_ulp_regfile_index {\n \tBNXT_ULP_REGFILE_INDEX_ENCAP_PTR_1 = 13,\n \tBNXT_ULP_REGFILE_INDEX_CRITICAL_RESOURCE = 14,\n \tBNXT_ULP_REGFILE_INDEX_FLOW_CNTR_PTR_0 = 15,\n-\tBNXT_ULP_REGFILE_INDEX_LAST = 16\n+\tBNXT_ULP_REGFILE_INDEX_MAIN_SP_PTR = 16,\n+\tBNXT_ULP_REGFILE_INDEX_LAST = 17\n };\n \n enum bnxt_ulp_search_before_alloc {\n@@ -252,18 +253,18 @@ enum bnxt_ulp_search_before_alloc {\n };\n \n enum bnxt_ulp_fdb_resource_flags {\n-\tBNXT_ULP_FDB_RESOURCE_FLAGS_DIR_EGR = 0x01,\n-\tBNXT_ULP_FDB_RESOURCE_FLAGS_DIR_INGR = 0x00\n+\tBNXT_ULP_FDB_RESOURCE_FLAGS_DIR_INGR = 0x00,\n+\tBNXT_ULP_FDB_RESOURCE_FLAGS_DIR_EGR = 0x01\n };\n \n enum bnxt_ulp_fdb_type {\n-\tBNXT_ULP_FDB_TYPE_DEFAULT = 1,\n-\tBNXT_ULP_FDB_TYPE_REGULAR = 0\n+\tBNXT_ULP_FDB_TYPE_REGULAR = 0,\n+\tBNXT_ULP_FDB_TYPE_DEFAULT = 1\n };\n \n enum bnxt_ulp_flow_dir_bitmask {\n-\tBNXT_ULP_FLOW_DIR_BITMASK_EGR = 0x8000000000000000,\n-\tBNXT_ULP_FLOW_DIR_BITMASK_ING = 0x0000000000000000\n+\tBNXT_ULP_FLOW_DIR_BITMASK_ING = 0x0000000000000000,\n+\tBNXT_ULP_FLOW_DIR_BITMASK_EGR = 0x8000000000000000\n };\n \n enum bnxt_ulp_match_type_bitmask {\n@@ -285,190 +286,66 @@ enum bnxt_ulp_resource_func {\n };\n \n enum bnxt_ulp_resource_sub_type {\n-\tBNXT_ULP_RESOURCE_SUB_TYPE_CACHE_TYPE_L2_CNTXT_TCAM = 0,\n-\tBNXT_ULP_RESOURCE_SUB_TYPE_CACHE_TYPE_PROFILE_TCAM = 1,\n-\tBNXT_ULP_RESOURCE_SUB_TYPE_INDEX_TYPE_EXT_COUNT = 3,\n-\tBNXT_ULP_RESOURCE_SUB_TYPE_INDEX_TYPE_INT_COUNT = 2,\n+\tBNXT_ULP_RESOURCE_SUB_TYPE_NOT_USED = 0,\n \tBNXT_ULP_RESOURCE_SUB_TYPE_INDEX_TYPE_NORMAL = 0,\n \tBNXT_ULP_RESOURCE_SUB_TYPE_INDEX_TYPE_VFR_CFA_ACTION = 1,\n-\tBNXT_ULP_RESOURCE_SUB_TYPE_NOT_USED = 0\n+\tBNXT_ULP_RESOURCE_SUB_TYPE_INDEX_TYPE_INT_COUNT = 2,\n+\tBNXT_ULP_RESOURCE_SUB_TYPE_INDEX_TYPE_EXT_COUNT = 3,\n+\tBNXT_ULP_RESOURCE_SUB_TYPE_CACHE_TYPE_L2_CNTXT_TCAM = 0,\n+\tBNXT_ULP_RESOURCE_SUB_TYPE_CACHE_TYPE_PROFILE_TCAM = 1\n };\n \n enum bnxt_ulp_sym {\n-\tBNXT_ULP_SYM_ACT_REC_DROP_NO = 0,\n-\tBNXT_ULP_SYM_ACT_REC_DROP_YES = 1,\n-\tBNXT_ULP_SYM_ACT_REC_METER_EN_NO = 0,\n-\tBNXT_ULP_SYM_ACT_REC_METER_EN_YES = 1,\n-\tBNXT_ULP_SYM_ACT_REC_POP_VLAN_NO = 0,\n-\tBNXT_ULP_SYM_ACT_REC_POP_VLAN_YES = 1,\n-\tBNXT_ULP_SYM_AGG_ERROR_IGNORE = 0,\n-\tBNXT_ULP_SYM_AGG_ERROR_NO = 0,\n-\tBNXT_ULP_SYM_AGG_ERROR_YES = 1,\n-\tBNXT_ULP_SYM_DECAP_FUNC_NONE = 0,\n-\tBNXT_ULP_SYM_DECAP_FUNC_THRU_L2 = 11,\n-\tBNXT_ULP_SYM_DECAP_FUNC_THRU_L3 = 12,\n-\tBNXT_ULP_SYM_DECAP_FUNC_THRU_L4 = 13,\n-\tBNXT_ULP_SYM_DECAP_FUNC_THRU_TL2 = 3,\n-\tBNXT_ULP_SYM_DECAP_FUNC_THRU_TL3 = 8,\n-\tBNXT_ULP_SYM_DECAP_FUNC_THRU_TL4 = 9,\n-\tBNXT_ULP_SYM_DECAP_FUNC_THRU_TUN = 10,\n-\tBNXT_ULP_SYM_ECV_CUSTOM_EN_NO = 0,\n-\tBNXT_ULP_SYM_ECV_CUSTOM_EN_YES = 1,\n-\tBNXT_ULP_SYM_ECV_L2_EN_NO = 0,\n-\tBNXT_ULP_SYM_ECV_L2_EN_YES = 1,\n-\tBNXT_ULP_SYM_ECV_L3_TYPE_IPV4 = 4,\n-\tBNXT_ULP_SYM_ECV_L3_TYPE_IPV6 = 5,\n-\tBNXT_ULP_SYM_ECV_L3_TYPE_MPLS_8847 = 6,\n-\tBNXT_ULP_SYM_ECV_L3_TYPE_MPLS_8848 = 7,\n-\tBNXT_ULP_SYM_ECV_L3_TYPE_NONE = 0,\n-\tBNXT_ULP_SYM_ECV_L4_TYPE_NONE = 0,\n-\tBNXT_ULP_SYM_ECV_L4_TYPE_UDP = 4,\n-\tBNXT_ULP_SYM_ECV_L4_TYPE_UDP_CSUM = 5,\n-\tBNXT_ULP_SYM_ECV_L4_TYPE_UDP_ENTROPY = 6,\n-\tBNXT_ULP_SYM_ECV_L4_TYPE_UDP_ENTROPY_CSUM = 7,\n-\tBNXT_ULP_SYM_ECV_TUN_TYPE_GENERIC = 1,\n-\tBNXT_ULP_SYM_ECV_TUN_TYPE_GRE = 5,\n-\tBNXT_ULP_SYM_ECV_TUN_TYPE_NGE = 3,\n-\tBNXT_ULP_SYM_ECV_TUN_TYPE_NONE = 0,\n-\tBNXT_ULP_SYM_ECV_TUN_TYPE_NVGRE = 4,\n-\tBNXT_ULP_SYM_ECV_TUN_TYPE_VXLAN = 2,\n-\tBNXT_ULP_SYM_ECV_VALID_NO = 0,\n-\tBNXT_ULP_SYM_ECV_VALID_YES = 1,\n-\tBNXT_ULP_SYM_ECV_VTAG_TYPE_ADD_0_ENCAP_PRI = 6,\n-\tBNXT_ULP_SYM_ECV_VTAG_TYPE_ADD_0_PRI_0 = 8,\n-\tBNXT_ULP_SYM_ECV_VTAG_TYPE_ADD_0_PRI_1 = 8,\n-\tBNXT_ULP_SYM_ECV_VTAG_TYPE_ADD_0_PRI_2 = 8,\n-\tBNXT_ULP_SYM_ECV_VTAG_TYPE_ADD_0_PRI_3 = 8,\n-\tBNXT_ULP_SYM_ECV_VTAG_TYPE_ADD_0_PRI_4 = 8,\n-\tBNXT_ULP_SYM_ECV_VTAG_TYPE_ADD_0_PRI_5 = 8,\n-\tBNXT_ULP_SYM_ECV_VTAG_TYPE_ADD_0_PRI_6 = 8,\n-\tBNXT_ULP_SYM_ECV_VTAG_TYPE_ADD_0_PRI_7 = 8,\n-\tBNXT_ULP_SYM_ECV_VTAG_TYPE_ADD_0_REMAP_DIFFSERV = 7,\n-\tBNXT_ULP_SYM_ECV_VTAG_TYPE_ADD_1_ENCAP_PRI = 1,\n-\tBNXT_ULP_SYM_ECV_VTAG_TYPE_ADD_1_IVLAN_PRI = 2,\n-\tBNXT_ULP_SYM_ECV_VTAG_TYPE_ADD_1_REMAP_DIFFSERV = 3,\n-\tBNXT_ULP_SYM_ECV_VTAG_TYPE_ADD_2_ENCAP_PRI = 4,\n-\tBNXT_ULP_SYM_ECV_VTAG_TYPE_ADD_2_REMAP_DIFFSERV = 5,\n-\tBNXT_ULP_SYM_ECV_VTAG_TYPE_NOP = 0,\n-\tBNXT_ULP_SYM_HREC_NEXT_IGNORE = 0,\n-\tBNXT_ULP_SYM_HREC_NEXT_NO = 0,\n-\tBNXT_ULP_SYM_HREC_NEXT_YES = 1,\n-\tBNXT_ULP_SYM_IP_PROTO_ICMP = 1,\n-\tBNXT_ULP_SYM_IP_PROTO_IGMP = 2,\n-\tBNXT_ULP_SYM_IP_PROTO_IP_IN_IP = 4,\n-\tBNXT_ULP_SYM_IP_PROTO_TCP = 6,\n-\tBNXT_ULP_SYM_IP_PROTO_UDP = 17,\n-\tBNXT_ULP_SYM_L2_HDR_ERROR_IGNORE = 0,\n-\tBNXT_ULP_SYM_L2_HDR_ERROR_NO = 0,\n-\tBNXT_ULP_SYM_L2_HDR_ERROR_YES = 1,\n-\tBNXT_ULP_SYM_L2_HDR_TYPE_DIX = 0,\n-\tBNXT_ULP_SYM_L2_HDR_TYPE_IGNORE = 0,\n-\tBNXT_ULP_SYM_L2_HDR_TYPE_LLC = 2,\n-\tBNXT_ULP_SYM_L2_HDR_TYPE_LLC_SNAP = 1,\n-\tBNXT_ULP_SYM_L2_HDR_VALID_IGNORE = 0,\n-\tBNXT_ULP_SYM_L2_HDR_VALID_NO = 0,\n-\tBNXT_ULP_SYM_L2_HDR_VALID_YES = 1,\n-\tBNXT_ULP_SYM_L2_TWO_VTAGS_IGNORE = 0,\n-\tBNXT_ULP_SYM_L2_TWO_VTAGS_NO = 0,\n-\tBNXT_ULP_SYM_L2_TWO_VTAGS_YES = 1,\n-\tBNXT_ULP_SYM_L2_UC_MC_BC_BC = 3,\n-\tBNXT_ULP_SYM_L2_UC_MC_BC_IGNORE = 0,\n-\tBNXT_ULP_SYM_L2_UC_MC_BC_MC = 2,\n-\tBNXT_ULP_SYM_L2_UC_MC_BC_UC = 0,\n-\tBNXT_ULP_SYM_L2_VTAG_PRESENT_IGNORE = 0,\n-\tBNXT_ULP_SYM_L2_VTAG_PRESENT_NO = 0,\n-\tBNXT_ULP_SYM_L2_VTAG_PRESENT_YES = 1,\n-\tBNXT_ULP_SYM_L3_HDR_ERROR_IGNORE = 0,\n-\tBNXT_ULP_SYM_L3_HDR_ERROR_NO = 0,\n-\tBNXT_ULP_SYM_L3_HDR_ERROR_YES = 1,\n-\tBNXT_ULP_SYM_L3_HDR_ISIP_IGNORE = 0,\n-\tBNXT_ULP_SYM_L3_HDR_ISIP_NO = 0,\n-\tBNXT_ULP_SYM_L3_HDR_ISIP_YES = 1,\n-\tBNXT_ULP_SYM_L3_HDR_TYPE_ARP = 2,\n-\tBNXT_ULP_SYM_L3_HDR_TYPE_EAPOL = 4,\n-\tBNXT_ULP_SYM_L3_HDR_TYPE_FCOE = 6,\n-\tBNXT_ULP_SYM_L3_HDR_TYPE_IGNORE = 0,\n-\tBNXT_ULP_SYM_L3_HDR_TYPE_IPV4 = 0,\n-\tBNXT_ULP_SYM_L3_HDR_TYPE_IPV6 = 1,\n-\tBNXT_ULP_SYM_L3_HDR_TYPE_PTP = 3,\n-\tBNXT_ULP_SYM_L3_HDR_TYPE_ROCE = 5,\n-\tBNXT_ULP_SYM_L3_HDR_TYPE_UPAR1 = 7,\n-\tBNXT_ULP_SYM_L3_HDR_TYPE_UPAR2 = 8,\n-\tBNXT_ULP_SYM_L3_HDR_VALID_IGNORE = 0,\n-\tBNXT_ULP_SYM_L3_HDR_VALID_NO = 0,\n-\tBNXT_ULP_SYM_L3_HDR_VALID_YES = 1,\n-\tBNXT_ULP_SYM_L3_IPV6_CMP_DST_IGNORE = 0,\n-\tBNXT_ULP_SYM_L3_IPV6_CMP_DST_NO = 0,\n-\tBNXT_ULP_SYM_L3_IPV6_CMP_DST_YES = 1,\n-\tBNXT_ULP_SYM_L3_IPV6_CMP_SRC_IGNORE = 0,\n-\tBNXT_ULP_SYM_L3_IPV6_CMP_SRC_NO = 0,\n-\tBNXT_ULP_SYM_L3_IPV6_CMP_SRC_YES = 1,\n-\tBNXT_ULP_SYM_L4_HDR_ERROR_IGNORE = 0,\n-\tBNXT_ULP_SYM_L4_HDR_ERROR_NO = 0,\n-\tBNXT_ULP_SYM_L4_HDR_ERROR_YES = 1,\n-\tBNXT_ULP_SYM_L4_HDR_IS_UDP_TCP_IGNORE = 0,\n-\tBNXT_ULP_SYM_L4_HDR_IS_UDP_TCP_NO = 0,\n-\tBNXT_ULP_SYM_L4_HDR_IS_UDP_TCP_YES = 1,\n-\tBNXT_ULP_SYM_L4_HDR_TYPE_BTH_V1 = 5,\n-\tBNXT_ULP_SYM_L4_HDR_TYPE_ICMP = 2,\n-\tBNXT_ULP_SYM_L4_HDR_TYPE_IGNORE = 0,\n-\tBNXT_ULP_SYM_L4_HDR_TYPE_TCP = 0,\n-\tBNXT_ULP_SYM_L4_HDR_TYPE_UDP = 1,\n-\tBNXT_ULP_SYM_L4_HDR_TYPE_UPAR1 = 3,\n-\tBNXT_ULP_SYM_L4_HDR_TYPE_UPAR2 = 4,\n-\tBNXT_ULP_SYM_L4_HDR_VALID_IGNORE = 0,\n-\tBNXT_ULP_SYM_L4_HDR_VALID_NO = 0,\n-\tBNXT_ULP_SYM_L4_HDR_VALID_YES = 1,\n-\tBNXT_ULP_SYM_MATCH_TYPE_EM = 0,\n-\tBNXT_ULP_SYM_MATCH_TYPE_WM = 1,\n-\tBNXT_ULP_SYM_NO = 0,\n \tBNXT_ULP_SYM_PKT_TYPE_IGNORE = 0,\n \tBNXT_ULP_SYM_PKT_TYPE_L2 = 0,\n-\tBNXT_ULP_SYM_POP_VLAN_NO = 0,\n-\tBNXT_ULP_SYM_POP_VLAN_YES = 1,\n \tBNXT_ULP_SYM_RECYCLE_CNT_IGNORE = 0,\n+\tBNXT_ULP_SYM_RECYCLE_CNT_ZERO = 0,\n \tBNXT_ULP_SYM_RECYCLE_CNT_ONE = 1,\n-\tBNXT_ULP_SYM_RECYCLE_CNT_THREE = 3,\n \tBNXT_ULP_SYM_RECYCLE_CNT_TWO = 2,\n-\tBNXT_ULP_SYM_RECYCLE_CNT_ZERO = 0,\n+\tBNXT_ULP_SYM_RECYCLE_CNT_THREE = 3,\n+\tBNXT_ULP_SYM_AGG_ERROR_IGNORE = 0,\n+\tBNXT_ULP_SYM_AGG_ERROR_NO = 0,\n+\tBNXT_ULP_SYM_AGG_ERROR_YES = 1,\n \tBNXT_ULP_SYM_RESERVED_IGNORE = 0,\n-\tBNXT_ULP_SYM_STINGRAY_EXT_EM_MAX_KEY_SIZE = 448,\n-\tBNXT_ULP_SYM_STINGRAY_LOOPBACK_PORT = 16,\n-\tBNXT_ULP_SYM_STINGRAY2_LOOPBACK_PORT = 3,\n-\tBNXT_ULP_SYM_THOR_LOOPBACK_PORT = 3,\n-\tBNXT_ULP_SYM_TL2_HDR_TYPE_DIX = 0,\n-\tBNXT_ULP_SYM_TL2_HDR_TYPE_IGNORE = 0,\n+\tBNXT_ULP_SYM_HREC_NEXT_IGNORE = 0,\n+\tBNXT_ULP_SYM_HREC_NEXT_NO = 0,\n+\tBNXT_ULP_SYM_HREC_NEXT_YES = 1,\n \tBNXT_ULP_SYM_TL2_HDR_VALID_IGNORE = 0,\n \tBNXT_ULP_SYM_TL2_HDR_VALID_NO = 0,\n \tBNXT_ULP_SYM_TL2_HDR_VALID_YES = 1,\n-\tBNXT_ULP_SYM_TL2_TWO_VTAGS_IGNORE = 0,\n-\tBNXT_ULP_SYM_TL2_TWO_VTAGS_NO = 0,\n-\tBNXT_ULP_SYM_TL2_TWO_VTAGS_YES = 1,\n-\tBNXT_ULP_SYM_TL2_UC_MC_BC_BC = 3,\n+\tBNXT_ULP_SYM_TL2_HDR_TYPE_IGNORE = 0,\n+\tBNXT_ULP_SYM_TL2_HDR_TYPE_DIX = 0,\n \tBNXT_ULP_SYM_TL2_UC_MC_BC_IGNORE = 0,\n-\tBNXT_ULP_SYM_TL2_UC_MC_BC_MC = 2,\n \tBNXT_ULP_SYM_TL2_UC_MC_BC_UC = 0,\n+\tBNXT_ULP_SYM_TL2_UC_MC_BC_MC = 2,\n+\tBNXT_ULP_SYM_TL2_UC_MC_BC_BC = 3,\n \tBNXT_ULP_SYM_TL2_VTAG_PRESENT_IGNORE = 0,\n \tBNXT_ULP_SYM_TL2_VTAG_PRESENT_NO = 0,\n \tBNXT_ULP_SYM_TL2_VTAG_PRESENT_YES = 1,\n+\tBNXT_ULP_SYM_TL2_TWO_VTAGS_IGNORE = 0,\n+\tBNXT_ULP_SYM_TL2_TWO_VTAGS_NO = 0,\n+\tBNXT_ULP_SYM_TL2_TWO_VTAGS_YES = 1,\n+\tBNXT_ULP_SYM_TL3_HDR_VALID_IGNORE = 0,\n+\tBNXT_ULP_SYM_TL3_HDR_VALID_NO = 0,\n+\tBNXT_ULP_SYM_TL3_HDR_VALID_YES = 1,\n \tBNXT_ULP_SYM_TL3_HDR_ERROR_IGNORE = 0,\n \tBNXT_ULP_SYM_TL3_HDR_ERROR_NO = 0,\n \tBNXT_ULP_SYM_TL3_HDR_ERROR_YES = 1,\n-\tBNXT_ULP_SYM_TL3_HDR_ISIP_IGNORE = 0,\n-\tBNXT_ULP_SYM_TL3_HDR_ISIP_NO = 0,\n-\tBNXT_ULP_SYM_TL3_HDR_ISIP_YES = 1,\n \tBNXT_ULP_SYM_TL3_HDR_TYPE_IGNORE = 0,\n \tBNXT_ULP_SYM_TL3_HDR_TYPE_IPV4 = 0,\n \tBNXT_ULP_SYM_TL3_HDR_TYPE_IPV6 = 1,\n-\tBNXT_ULP_SYM_TL3_HDR_VALID_IGNORE = 0,\n-\tBNXT_ULP_SYM_TL3_HDR_VALID_NO = 0,\n-\tBNXT_ULP_SYM_TL3_HDR_VALID_YES = 1,\n-\tBNXT_ULP_SYM_TL3_IPV6_CMP_DST_IGNORE = 0,\n-\tBNXT_ULP_SYM_TL3_IPV6_CMP_DST_NO = 0,\n-\tBNXT_ULP_SYM_TL3_IPV6_CMP_DST_YES = 1,\n+\tBNXT_ULP_SYM_TL3_HDR_ISIP_IGNORE = 0,\n+\tBNXT_ULP_SYM_TL3_HDR_ISIP_NO = 0,\n+\tBNXT_ULP_SYM_TL3_HDR_ISIP_YES = 1,\n \tBNXT_ULP_SYM_TL3_IPV6_CMP_SRC_IGNORE = 0,\n \tBNXT_ULP_SYM_TL3_IPV6_CMP_SRC_NO = 0,\n \tBNXT_ULP_SYM_TL3_IPV6_CMP_SRC_YES = 1,\n+\tBNXT_ULP_SYM_TL3_IPV6_CMP_DST_IGNORE = 0,\n+\tBNXT_ULP_SYM_TL3_IPV6_CMP_DST_NO = 0,\n+\tBNXT_ULP_SYM_TL3_IPV6_CMP_DST_YES = 1,\n+\tBNXT_ULP_SYM_TL4_HDR_VALID_IGNORE = 0,\n+\tBNXT_ULP_SYM_TL4_HDR_VALID_NO = 0,\n+\tBNXT_ULP_SYM_TL4_HDR_VALID_YES = 1,\n \tBNXT_ULP_SYM_TL4_HDR_ERROR_IGNORE = 0,\n \tBNXT_ULP_SYM_TL4_HDR_ERROR_NO = 0,\n \tBNXT_ULP_SYM_TL4_HDR_ERROR_YES = 1,\n@@ -478,40 +355,164 @@ enum bnxt_ulp_sym {\n \tBNXT_ULP_SYM_TL4_HDR_TYPE_IGNORE = 0,\n \tBNXT_ULP_SYM_TL4_HDR_TYPE_TCP = 0,\n \tBNXT_ULP_SYM_TL4_HDR_TYPE_UDP = 1,\n-\tBNXT_ULP_SYM_TL4_HDR_VALID_IGNORE = 0,\n-\tBNXT_ULP_SYM_TL4_HDR_VALID_NO = 0,\n-\tBNXT_ULP_SYM_TL4_HDR_VALID_YES = 1,\n+\tBNXT_ULP_SYM_TUN_HDR_VALID_IGNORE = 0,\n+\tBNXT_ULP_SYM_TUN_HDR_VALID_NO = 0,\n+\tBNXT_ULP_SYM_TUN_HDR_VALID_YES = 1,\n \tBNXT_ULP_SYM_TUN_HDR_ERROR_IGNORE = 0,\n \tBNXT_ULP_SYM_TUN_HDR_ERROR_NO = 0,\n \tBNXT_ULP_SYM_TUN_HDR_ERROR_YES = 1,\n-\tBNXT_ULP_SYM_TUN_HDR_FLAGS_IGNORE = 0,\n+\tBNXT_ULP_SYM_TUN_HDR_TYPE_IGNORE = 0,\n+\tBNXT_ULP_SYM_TUN_HDR_TYPE_VXLAN = 0,\n \tBNXT_ULP_SYM_TUN_HDR_TYPE_GENEVE = 1,\n+\tBNXT_ULP_SYM_TUN_HDR_TYPE_NVGRE = 2,\n \tBNXT_ULP_SYM_TUN_HDR_TYPE_GRE = 3,\n-\tBNXT_ULP_SYM_TUN_HDR_TYPE_IGNORE = 0,\n \tBNXT_ULP_SYM_TUN_HDR_TYPE_IPV4 = 4,\n \tBNXT_ULP_SYM_TUN_HDR_TYPE_IPV6 = 5,\n-\tBNXT_ULP_SYM_TUN_HDR_TYPE_MPLS = 7,\n-\tBNXT_ULP_SYM_TUN_HDR_TYPE_NONE = 15,\n-\tBNXT_ULP_SYM_TUN_HDR_TYPE_NVGRE = 2,\n \tBNXT_ULP_SYM_TUN_HDR_TYPE_PPPOE = 6,\n+\tBNXT_ULP_SYM_TUN_HDR_TYPE_MPLS = 7,\n \tBNXT_ULP_SYM_TUN_HDR_TYPE_UPAR1 = 8,\n \tBNXT_ULP_SYM_TUN_HDR_TYPE_UPAR2 = 9,\n-\tBNXT_ULP_SYM_TUN_HDR_TYPE_VXLAN = 0,\n-\tBNXT_ULP_SYM_TUN_HDR_VALID_IGNORE = 0,\n-\tBNXT_ULP_SYM_TUN_HDR_VALID_NO = 0,\n-\tBNXT_ULP_SYM_TUN_HDR_VALID_YES = 1,\n-\tBNXT_ULP_SYM_WH_PLUS_EXT_ACT_REC = 0,\n-\tBNXT_ULP_SYM_WH_PLUS_EXT_EM_MAX_KEY_SIZE = 448,\n+\tBNXT_ULP_SYM_TUN_HDR_TYPE_NONE = 15,\n+\tBNXT_ULP_SYM_TUN_HDR_FLAGS_IGNORE = 0,\n+\tBNXT_ULP_SYM_L2_HDR_VALID_IGNORE = 0,\n+\tBNXT_ULP_SYM_L2_HDR_VALID_NO = 0,\n+\tBNXT_ULP_SYM_L2_HDR_VALID_YES = 1,\n+\tBNXT_ULP_SYM_L2_HDR_ERROR_IGNORE = 0,\n+\tBNXT_ULP_SYM_L2_HDR_ERROR_NO = 0,\n+\tBNXT_ULP_SYM_L2_HDR_ERROR_YES = 1,\n+\tBNXT_ULP_SYM_L2_HDR_TYPE_IGNORE = 0,\n+\tBNXT_ULP_SYM_L2_HDR_TYPE_DIX = 0,\n+\tBNXT_ULP_SYM_L2_HDR_TYPE_LLC_SNAP = 1,\n+\tBNXT_ULP_SYM_L2_HDR_TYPE_LLC = 2,\n+\tBNXT_ULP_SYM_L2_UC_MC_BC_IGNORE = 0,\n+\tBNXT_ULP_SYM_L2_UC_MC_BC_UC = 0,\n+\tBNXT_ULP_SYM_L2_UC_MC_BC_MC = 2,\n+\tBNXT_ULP_SYM_L2_UC_MC_BC_BC = 3,\n+\tBNXT_ULP_SYM_L2_VTAG_PRESENT_IGNORE = 0,\n+\tBNXT_ULP_SYM_L2_VTAG_PRESENT_NO = 0,\n+\tBNXT_ULP_SYM_L2_VTAG_PRESENT_YES = 1,\n+\tBNXT_ULP_SYM_L2_TWO_VTAGS_IGNORE = 0,\n+\tBNXT_ULP_SYM_L2_TWO_VTAGS_NO = 0,\n+\tBNXT_ULP_SYM_L2_TWO_VTAGS_YES = 1,\n+\tBNXT_ULP_SYM_L3_HDR_VALID_IGNORE = 0,\n+\tBNXT_ULP_SYM_L3_HDR_VALID_NO = 0,\n+\tBNXT_ULP_SYM_L3_HDR_VALID_YES = 1,\n+\tBNXT_ULP_SYM_L3_HDR_ERROR_IGNORE = 0,\n+\tBNXT_ULP_SYM_L3_HDR_ERROR_NO = 0,\n+\tBNXT_ULP_SYM_L3_HDR_ERROR_YES = 1,\n+\tBNXT_ULP_SYM_L3_HDR_TYPE_IGNORE = 0,\n+\tBNXT_ULP_SYM_L3_HDR_TYPE_IPV4 = 0,\n+\tBNXT_ULP_SYM_L3_HDR_TYPE_IPV6 = 1,\n+\tBNXT_ULP_SYM_L3_HDR_TYPE_ARP = 2,\n+\tBNXT_ULP_SYM_L3_HDR_TYPE_PTP = 3,\n+\tBNXT_ULP_SYM_L3_HDR_TYPE_EAPOL = 4,\n+\tBNXT_ULP_SYM_L3_HDR_TYPE_ROCE = 5,\n+\tBNXT_ULP_SYM_L3_HDR_TYPE_FCOE = 6,\n+\tBNXT_ULP_SYM_L3_HDR_TYPE_UPAR1 = 7,\n+\tBNXT_ULP_SYM_L3_HDR_TYPE_UPAR2 = 8,\n+\tBNXT_ULP_SYM_L3_HDR_ISIP_IGNORE = 0,\n+\tBNXT_ULP_SYM_L3_HDR_ISIP_NO = 0,\n+\tBNXT_ULP_SYM_L3_HDR_ISIP_YES = 1,\n+\tBNXT_ULP_SYM_L3_IPV6_CMP_SRC_IGNORE = 0,\n+\tBNXT_ULP_SYM_L3_IPV6_CMP_SRC_NO = 0,\n+\tBNXT_ULP_SYM_L3_IPV6_CMP_SRC_YES = 1,\n+\tBNXT_ULP_SYM_L3_IPV6_CMP_DST_IGNORE = 0,\n+\tBNXT_ULP_SYM_L3_IPV6_CMP_DST_NO = 0,\n+\tBNXT_ULP_SYM_L3_IPV6_CMP_DST_YES = 1,\n+\tBNXT_ULP_SYM_L4_HDR_VALID_IGNORE = 0,\n+\tBNXT_ULP_SYM_L4_HDR_VALID_NO = 0,\n+\tBNXT_ULP_SYM_L4_HDR_VALID_YES = 1,\n+\tBNXT_ULP_SYM_L4_HDR_ERROR_IGNORE = 0,\n+\tBNXT_ULP_SYM_L4_HDR_ERROR_NO = 0,\n+\tBNXT_ULP_SYM_L4_HDR_ERROR_YES = 1,\n+\tBNXT_ULP_SYM_L4_HDR_TYPE_IGNORE = 0,\n+\tBNXT_ULP_SYM_L4_HDR_TYPE_TCP = 0,\n+\tBNXT_ULP_SYM_L4_HDR_TYPE_UDP = 1,\n+\tBNXT_ULP_SYM_L4_HDR_TYPE_ICMP = 2,\n+\tBNXT_ULP_SYM_L4_HDR_TYPE_UPAR1 = 3,\n+\tBNXT_ULP_SYM_L4_HDR_TYPE_UPAR2 = 4,\n+\tBNXT_ULP_SYM_L4_HDR_TYPE_BTH_V1 = 5,\n+\tBNXT_ULP_SYM_L4_HDR_IS_UDP_TCP_IGNORE = 0,\n+\tBNXT_ULP_SYM_L4_HDR_IS_UDP_TCP_NO = 0,\n+\tBNXT_ULP_SYM_L4_HDR_IS_UDP_TCP_YES = 1,\n+\tBNXT_ULP_SYM_POP_VLAN_NO = 0,\n+\tBNXT_ULP_SYM_POP_VLAN_YES = 1,\n+\tBNXT_ULP_SYM_DECAP_FUNC_NONE = 0,\n+\tBNXT_ULP_SYM_DECAP_FUNC_THRU_TL2 = 3,\n+\tBNXT_ULP_SYM_DECAP_FUNC_THRU_TL3 = 8,\n+\tBNXT_ULP_SYM_DECAP_FUNC_THRU_TL4 = 9,\n+\tBNXT_ULP_SYM_DECAP_FUNC_THRU_TUN = 10,\n+\tBNXT_ULP_SYM_DECAP_FUNC_THRU_L2 = 11,\n+\tBNXT_ULP_SYM_DECAP_FUNC_THRU_L3 = 12,\n+\tBNXT_ULP_SYM_DECAP_FUNC_THRU_L4 = 13,\n+\tBNXT_ULP_SYM_ECV_VALID_NO = 0,\n+\tBNXT_ULP_SYM_ECV_VALID_YES = 1,\n+\tBNXT_ULP_SYM_ECV_CUSTOM_EN_NO = 0,\n+\tBNXT_ULP_SYM_ECV_CUSTOM_EN_YES = 1,\n+\tBNXT_ULP_SYM_ECV_L2_EN_NO = 0,\n+\tBNXT_ULP_SYM_ECV_L2_EN_YES = 1,\n+\tBNXT_ULP_SYM_ECV_VTAG_TYPE_NOP = 0,\n+\tBNXT_ULP_SYM_ECV_VTAG_TYPE_ADD_1_ENCAP_PRI = 1,\n+\tBNXT_ULP_SYM_ECV_VTAG_TYPE_ADD_1_IVLAN_PRI = 2,\n+\tBNXT_ULP_SYM_ECV_VTAG_TYPE_ADD_1_REMAP_DIFFSERV = 3,\n+\tBNXT_ULP_SYM_ECV_VTAG_TYPE_ADD_2_ENCAP_PRI = 4,\n+\tBNXT_ULP_SYM_ECV_VTAG_TYPE_ADD_2_REMAP_DIFFSERV = 5,\n+\tBNXT_ULP_SYM_ECV_VTAG_TYPE_ADD_0_ENCAP_PRI = 6,\n+\tBNXT_ULP_SYM_ECV_VTAG_TYPE_ADD_0_REMAP_DIFFSERV = 7,\n+\tBNXT_ULP_SYM_ECV_VTAG_TYPE_ADD_0_PRI_0 = 8,\n+\tBNXT_ULP_SYM_ECV_VTAG_TYPE_ADD_0_PRI_1 = 8,\n+\tBNXT_ULP_SYM_ECV_VTAG_TYPE_ADD_0_PRI_2 = 8,\n+\tBNXT_ULP_SYM_ECV_VTAG_TYPE_ADD_0_PRI_3 = 8,\n+\tBNXT_ULP_SYM_ECV_VTAG_TYPE_ADD_0_PRI_4 = 8,\n+\tBNXT_ULP_SYM_ECV_VTAG_TYPE_ADD_0_PRI_5 = 8,\n+\tBNXT_ULP_SYM_ECV_VTAG_TYPE_ADD_0_PRI_6 = 8,\n+\tBNXT_ULP_SYM_ECV_VTAG_TYPE_ADD_0_PRI_7 = 8,\n+\tBNXT_ULP_SYM_ECV_L3_TYPE_NONE = 0,\n+\tBNXT_ULP_SYM_ECV_L3_TYPE_IPV4 = 4,\n+\tBNXT_ULP_SYM_ECV_L3_TYPE_IPV6 = 5,\n+\tBNXT_ULP_SYM_ECV_L3_TYPE_MPLS_8847 = 6,\n+\tBNXT_ULP_SYM_ECV_L3_TYPE_MPLS_8848 = 7,\n+\tBNXT_ULP_SYM_ECV_L4_TYPE_NONE = 0,\n+\tBNXT_ULP_SYM_ECV_L4_TYPE_UDP = 4,\n+\tBNXT_ULP_SYM_ECV_L4_TYPE_UDP_CSUM = 5,\n+\tBNXT_ULP_SYM_ECV_L4_TYPE_UDP_ENTROPY = 6,\n+\tBNXT_ULP_SYM_ECV_L4_TYPE_UDP_ENTROPY_CSUM = 7,\n+\tBNXT_ULP_SYM_ECV_TUN_TYPE_NONE = 0,\n+\tBNXT_ULP_SYM_ECV_TUN_TYPE_GENERIC = 1,\n+\tBNXT_ULP_SYM_ECV_TUN_TYPE_VXLAN = 2,\n+\tBNXT_ULP_SYM_ECV_TUN_TYPE_NGE = 3,\n+\tBNXT_ULP_SYM_ECV_TUN_TYPE_NVGRE = 4,\n+\tBNXT_ULP_SYM_ECV_TUN_TYPE_GRE = 5,\n \tBNXT_ULP_SYM_WH_PLUS_INT_ACT_REC = 1,\n-\tBNXT_ULP_SYM_WH_PLUS_LOOPBACK_PORT = 4,\n-\tBNXT_ULP_SYM_WH_PLUS_MC_ACT_REC = 1,\n+\tBNXT_ULP_SYM_WH_PLUS_EXT_ACT_REC = 0,\n \tBNXT_ULP_SYM_WH_PLUS_UC_ACT_REC = 0,\n+\tBNXT_ULP_SYM_WH_PLUS_MC_ACT_REC = 1,\n+\tBNXT_ULP_SYM_ACT_REC_DROP_YES = 1,\n+\tBNXT_ULP_SYM_ACT_REC_DROP_NO = 0,\n+\tBNXT_ULP_SYM_ACT_REC_POP_VLAN_YES = 1,\n+\tBNXT_ULP_SYM_ACT_REC_POP_VLAN_NO = 0,\n+\tBNXT_ULP_SYM_ACT_REC_METER_EN_YES = 1,\n+\tBNXT_ULP_SYM_ACT_REC_METER_EN_NO = 0,\n+\tBNXT_ULP_SYM_WH_PLUS_LOOPBACK_PORT = 4,\n+\tBNXT_ULP_SYM_WH_PLUS_EXT_EM_MAX_KEY_SIZE = 448,\n+\tBNXT_ULP_SYM_STINGRAY_LOOPBACK_PORT = 16,\n+\tBNXT_ULP_SYM_STINGRAY_EXT_EM_MAX_KEY_SIZE = 448,\n+\tBNXT_ULP_SYM_STINGRAY2_LOOPBACK_PORT = 3,\n+\tBNXT_ULP_SYM_THOR_LOOPBACK_PORT = 3,\n+\tBNXT_ULP_SYM_MATCH_TYPE_EM = 0,\n+\tBNXT_ULP_SYM_MATCH_TYPE_WM = 1,\n+\tBNXT_ULP_SYM_IP_PROTO_ICMP = 1,\n+\tBNXT_ULP_SYM_IP_PROTO_IGMP = 2,\n+\tBNXT_ULP_SYM_IP_PROTO_IP_IN_IP = 4,\n+\tBNXT_ULP_SYM_IP_PROTO_TCP = 6,\n+\tBNXT_ULP_SYM_IP_PROTO_UDP = 17,\n+\tBNXT_ULP_SYM_NO = 0,\n \tBNXT_ULP_SYM_YES = 1\n };\n \n enum bnxt_ulp_wh_plus {\n-\tBNXT_ULP_WH_PLUS_EXT_EM_MAX_KEY_SIZE = 448,\n-\tBNXT_ULP_WH_PLUS_LOOPBACK_PORT = 4\n+\tBNXT_ULP_WH_PLUS_LOOPBACK_PORT = 4,\n+\tBNXT_ULP_WH_PLUS_EXT_EM_MAX_KEY_SIZE = 448\n };\n \n enum bnxt_ulp_act_prop_sz {\n@@ -604,18 +605,44 @@ enum bnxt_ulp_act_prop_idx {\n \n enum bnxt_ulp_class_hid {\n \tBNXT_ULP_CLASS_HID_0080 = 0x0080,\n-\tBNXT_ULP_CLASS_HID_0000 = 0x0000,\n-\tBNXT_ULP_CLASS_HID_0087 = 0x0087\n+\tBNXT_ULP_CLASS_HID_0087 = 0x0087,\n+\tBNXT_ULP_CLASS_HID_0000 = 0x0000\n };\n \n enum bnxt_ulp_act_hid {\n-\tBNXT_ULP_ACT_HID_00a1 = 0x00a1,\n+\tBNXT_ULP_ACT_HID_0002 = 0x0002,\n+\tBNXT_ULP_ACT_HID_0022 = 0x0022,\n+\tBNXT_ULP_ACT_HID_0026 = 0x0026,\n+\tBNXT_ULP_ACT_HID_0006 = 0x0006,\n+\tBNXT_ULP_ACT_HID_0009 = 0x0009,\n \tBNXT_ULP_ACT_HID_0029 = 0x0029,\n-\tBNXT_ULP_ACT_HID_0040 = 0x0040\n+\tBNXT_ULP_ACT_HID_002d = 0x002d,\n+\tBNXT_ULP_ACT_HID_004b = 0x004b,\n+\tBNXT_ULP_ACT_HID_004a = 0x004a,\n+\tBNXT_ULP_ACT_HID_004f = 0x004f,\n+\tBNXT_ULP_ACT_HID_004e = 0x004e,\n+\tBNXT_ULP_ACT_HID_006c = 0x006c,\n+\tBNXT_ULP_ACT_HID_0070 = 0x0070,\n+\tBNXT_ULP_ACT_HID_0021 = 0x0021,\n+\tBNXT_ULP_ACT_HID_0025 = 0x0025,\n+\tBNXT_ULP_ACT_HID_0043 = 0x0043,\n+\tBNXT_ULP_ACT_HID_0042 = 0x0042,\n+\tBNXT_ULP_ACT_HID_0047 = 0x0047,\n+\tBNXT_ULP_ACT_HID_0046 = 0x0046,\n+\tBNXT_ULP_ACT_HID_0064 = 0x0064,\n+\tBNXT_ULP_ACT_HID_0068 = 0x0068,\n+\tBNXT_ULP_ACT_HID_00a1 = 0x00a1,\n+\tBNXT_ULP_ACT_HID_00df = 0x00df\n };\n \n enum bnxt_ulp_df_tpl {\n \tBNXT_ULP_DF_TPL_PORT_TO_VS = 1,\n-\tBNXT_ULP_DF_TPL_VS_TO_PORT = 2\n+\tBNXT_ULP_DF_TPL_VS_TO_PORT = 2,\n+\tBNXT_ULP_DF_TPL_VFREP_TO_VF = 3,\n+\tBNXT_ULP_DF_TPL_VF_TO_VFREP = 4,\n+\tBNXT_ULP_DF_TPL_DRV_FUNC_SVIF_PUSH_VLAN = 5,\n+\tBNXT_ULP_DF_TPL_PORT_SVIF_VID_VNIC_POP_VLAN = 6,\n+\tBNXT_ULP_DF_TPL_LOOPBACK_ACTION_REC = 7\n };\n+\n #endif\ndiff --git a/drivers/net/bnxt/tf_ulp/ulp_template_db_field.h b/drivers/net/bnxt/tf_ulp/ulp_template_db_field.h\nindex 84b9523..7695420 100644\n--- a/drivers/net/bnxt/tf_ulp/ulp_template_db_field.h\n+++ b/drivers/net/bnxt/tf_ulp/ulp_template_db_field.h\n@@ -6,220 +6,275 @@\n #ifndef ULP_HDR_FIELD_ENUMS_H_\n #define ULP_HDR_FIELD_ENUMS_H_\n \n-enum bnxt_ulp_hf0 {\n-\tBNXT_ULP_HF0_IDX_SVIF_INDEX              = 0,\n-\tBNXT_ULP_HF0_IDX_O_ETH_DMAC              = 1,\n-\tBNXT_ULP_HF0_IDX_O_ETH_SMAC              = 2,\n-\tBNXT_ULP_HF0_IDX_O_ETH_TYPE              = 3,\n-\tBNXT_ULP_HF0_IDX_OO_VLAN_CFI_PRI         = 4,\n-\tBNXT_ULP_HF0_IDX_OO_VLAN_VID             = 5,\n-\tBNXT_ULP_HF0_IDX_OO_VLAN_TYPE            = 6,\n-\tBNXT_ULP_HF0_IDX_OI_VLAN_CFI_PRI         = 7,\n-\tBNXT_ULP_HF0_IDX_OI_VLAN_VID             = 8,\n-\tBNXT_ULP_HF0_IDX_OI_VLAN_TYPE            = 9,\n-\tBNXT_ULP_HF0_IDX_O_IPV4_VER              = 10,\n-\tBNXT_ULP_HF0_IDX_O_IPV4_TOS              = 11,\n-\tBNXT_ULP_HF0_IDX_O_IPV4_LEN              = 12,\n-\tBNXT_ULP_HF0_IDX_O_IPV4_FRAG_ID          = 13,\n-\tBNXT_ULP_HF0_IDX_O_IPV4_FRAG_OFF         = 14,\n-\tBNXT_ULP_HF0_IDX_O_IPV4_TTL              = 15,\n-\tBNXT_ULP_HF0_IDX_O_IPV4_NEXT_PID         = 16,\n-\tBNXT_ULP_HF0_IDX_O_IPV4_CSUM             = 17,\n-\tBNXT_ULP_HF0_IDX_O_IPV4_SRC_ADDR         = 18,\n-\tBNXT_ULP_HF0_IDX_O_IPV4_DST_ADDR         = 19,\n-\tBNXT_ULP_HF0_IDX_O_UDP_SRC_PORT          = 20,\n-\tBNXT_ULP_HF0_IDX_O_UDP_DST_PORT          = 21,\n-\tBNXT_ULP_HF0_IDX_O_UDP_LENGTH            = 22,\n-\tBNXT_ULP_HF0_IDX_O_UDP_CSUM              = 23\n-};\n-\n enum bnxt_ulp_hf1 {\n-\tBNXT_ULP_HF1_IDX_SVIF_INDEX              = 0,\n-\tBNXT_ULP_HF1_IDX_O_ETH_DMAC              = 1,\n-\tBNXT_ULP_HF1_IDX_O_ETH_SMAC              = 2,\n-\tBNXT_ULP_HF1_IDX_O_ETH_TYPE              = 3,\n-\tBNXT_ULP_HF1_IDX_OO_VLAN_CFI_PRI         = 4,\n-\tBNXT_ULP_HF1_IDX_OO_VLAN_VID             = 5,\n-\tBNXT_ULP_HF1_IDX_OO_VLAN_TYPE            = 6,\n-\tBNXT_ULP_HF1_IDX_OI_VLAN_CFI_PRI         = 7,\n-\tBNXT_ULP_HF1_IDX_OI_VLAN_VID             = 8,\n-\tBNXT_ULP_HF1_IDX_OI_VLAN_TYPE            = 9,\n-\tBNXT_ULP_HF1_IDX_O_IPV4_VER              = 10,\n-\tBNXT_ULP_HF1_IDX_O_IPV4_TOS              = 11,\n-\tBNXT_ULP_HF1_IDX_O_IPV4_LEN              = 12,\n-\tBNXT_ULP_HF1_IDX_O_IPV4_FRAG_ID          = 13,\n-\tBNXT_ULP_HF1_IDX_O_IPV4_FRAG_OFF         = 14,\n-\tBNXT_ULP_HF1_IDX_O_IPV4_TTL              = 15,\n-\tBNXT_ULP_HF1_IDX_O_IPV4_NEXT_PID         = 16,\n-\tBNXT_ULP_HF1_IDX_O_IPV4_CSUM             = 17,\n-\tBNXT_ULP_HF1_IDX_O_IPV4_SRC_ADDR         = 18,\n-\tBNXT_ULP_HF1_IDX_O_IPV4_DST_ADDR         = 19,\n-\tBNXT_ULP_HF1_IDX_O_UDP_SRC_PORT          = 20,\n-\tBNXT_ULP_HF1_IDX_O_UDP_DST_PORT          = 21,\n-\tBNXT_ULP_HF1_IDX_O_UDP_LENGTH            = 22,\n-\tBNXT_ULP_HF1_IDX_O_UDP_CSUM              = 23\n+\tBNXT_ULP_HF1_IDX_SVIF_INDEX              = 0\n };\n \n enum bnxt_ulp_hf2 {\n-\tBNXT_ULP_HF2_IDX_SVIF_INDEX              = 0,\n-\tBNXT_ULP_HF2_IDX_O_ETH_DMAC              = 1,\n-\tBNXT_ULP_HF2_IDX_O_ETH_SMAC              = 2,\n-\tBNXT_ULP_HF2_IDX_O_ETH_TYPE              = 3,\n-\tBNXT_ULP_HF2_IDX_OO_VLAN_CFI_PRI         = 4,\n-\tBNXT_ULP_HF2_IDX_OO_VLAN_VID             = 5,\n-\tBNXT_ULP_HF2_IDX_OO_VLAN_TYPE            = 6,\n-\tBNXT_ULP_HF2_IDX_OI_VLAN_CFI_PRI         = 7,\n-\tBNXT_ULP_HF2_IDX_OI_VLAN_VID             = 8,\n-\tBNXT_ULP_HF2_IDX_OI_VLAN_TYPE            = 9,\n-\tBNXT_ULP_HF2_IDX_O_IPV4_VER              = 10,\n-\tBNXT_ULP_HF2_IDX_O_IPV4_TOS              = 11,\n-\tBNXT_ULP_HF2_IDX_O_IPV4_LEN              = 12,\n-\tBNXT_ULP_HF2_IDX_O_IPV4_FRAG_ID          = 13,\n-\tBNXT_ULP_HF2_IDX_O_IPV4_FRAG_OFF         = 14,\n-\tBNXT_ULP_HF2_IDX_O_IPV4_TTL              = 15,\n-\tBNXT_ULP_HF2_IDX_O_IPV4_NEXT_PID         = 16,\n-\tBNXT_ULP_HF2_IDX_O_IPV4_CSUM             = 17,\n-\tBNXT_ULP_HF2_IDX_O_IPV4_SRC_ADDR         = 18,\n-\tBNXT_ULP_HF2_IDX_O_IPV4_DST_ADDR         = 19,\n-\tBNXT_ULP_HF2_IDX_O_UDP_SRC_PORT          = 20,\n-\tBNXT_ULP_HF2_IDX_O_UDP_DST_PORT          = 21,\n-\tBNXT_ULP_HF2_IDX_O_UDP_LENGTH            = 22,\n-\tBNXT_ULP_HF2_IDX_O_UDP_CSUM              = 23,\n-\tBNXT_ULP_HF2_IDX_T_VXLAN_FLAGS           = 24,\n-\tBNXT_ULP_HF2_IDX_T_VXLAN_RSVD0           = 25,\n-\tBNXT_ULP_HF2_IDX_T_VXLAN_VNI             = 26,\n-\tBNXT_ULP_HF2_IDX_T_VXLAN_RSVD1           = 27,\n-\tBNXT_ULP_HF2_IDX_I_ETH_DMAC              = 28,\n-\tBNXT_ULP_HF2_IDX_I_ETH_SMAC              = 29,\n-\tBNXT_ULP_HF2_IDX_I_ETH_TYPE              = 30,\n-\tBNXT_ULP_HF2_IDX_IO_VLAN_CFI_PRI         = 31,\n-\tBNXT_ULP_HF2_IDX_IO_VLAN_VID             = 32,\n-\tBNXT_ULP_HF2_IDX_IO_VLAN_TYPE            = 33,\n-\tBNXT_ULP_HF2_IDX_II_VLAN_CFI_PRI         = 34,\n-\tBNXT_ULP_HF2_IDX_II_VLAN_VID             = 35,\n-\tBNXT_ULP_HF2_IDX_II_VLAN_TYPE            = 36,\n-\tBNXT_ULP_HF2_IDX_I_IPV4_VER              = 37,\n-\tBNXT_ULP_HF2_IDX_I_IPV4_TOS              = 38,\n-\tBNXT_ULP_HF2_IDX_I_IPV4_LEN              = 39,\n-\tBNXT_ULP_HF2_IDX_I_IPV4_FRAG_ID          = 40,\n-\tBNXT_ULP_HF2_IDX_I_IPV4_FRAG_OFF         = 41,\n-\tBNXT_ULP_HF2_IDX_I_IPV4_TTL              = 42,\n-\tBNXT_ULP_HF2_IDX_I_IPV4_NEXT_PID         = 43,\n-\tBNXT_ULP_HF2_IDX_I_IPV4_CSUM             = 44,\n-\tBNXT_ULP_HF2_IDX_I_IPV4_SRC_ADDR         = 45,\n-\tBNXT_ULP_HF2_IDX_I_IPV4_DST_ADDR         = 46,\n-\tBNXT_ULP_HF2_IDX_I_UDP_SRC_PORT          = 47,\n-\tBNXT_ULP_HF2_IDX_I_UDP_DST_PORT          = 48,\n-\tBNXT_ULP_HF2_IDX_I_UDP_LENGTH            = 49,\n-\tBNXT_ULP_HF2_IDX_I_UDP_CSUM              = 50\n-};\n-\n-enum bnxt_ulp_hf_bitmask0 {\n-\tBNXT_ULP_HF0_BITMASK_SVIF_INDEX          = 0x8000000000000000,\n-\tBNXT_ULP_HF0_BITMASK_O_ETH_DMAC          = 0x4000000000000000,\n-\tBNXT_ULP_HF0_BITMASK_O_ETH_SMAC          = 0x2000000000000000,\n-\tBNXT_ULP_HF0_BITMASK_O_ETH_TYPE          = 0x1000000000000000,\n-\tBNXT_ULP_HF0_BITMASK_OO_VLAN_CFI_PRI     = 0x0800000000000000,\n-\tBNXT_ULP_HF0_BITMASK_OO_VLAN_VID         = 0x0400000000000000,\n-\tBNXT_ULP_HF0_BITMASK_OO_VLAN_TYPE        = 0x0200000000000000,\n-\tBNXT_ULP_HF0_BITMASK_OI_VLAN_CFI_PRI     = 0x0100000000000000,\n-\tBNXT_ULP_HF0_BITMASK_OI_VLAN_VID         = 0x0080000000000000,\n-\tBNXT_ULP_HF0_BITMASK_OI_VLAN_TYPE        = 0x0040000000000000,\n-\tBNXT_ULP_HF0_BITMASK_O_IPV4_VER          = 0x0020000000000000,\n-\tBNXT_ULP_HF0_BITMASK_O_IPV4_TOS          = 0x0010000000000000,\n-\tBNXT_ULP_HF0_BITMASK_O_IPV4_LEN          = 0x0008000000000000,\n-\tBNXT_ULP_HF0_BITMASK_O_IPV4_FRAG_ID      = 0x0004000000000000,\n-\tBNXT_ULP_HF0_BITMASK_O_IPV4_FRAG_OFF     = 0x0002000000000000,\n-\tBNXT_ULP_HF0_BITMASK_O_IPV4_TTL          = 0x0001000000000000,\n-\tBNXT_ULP_HF0_BITMASK_O_IPV4_NEXT_PID     = 0x0000800000000000,\n-\tBNXT_ULP_HF0_BITMASK_O_IPV4_CSUM         = 0x0000400000000000,\n-\tBNXT_ULP_HF0_BITMASK_O_IPV4_SRC_ADDR     = 0x0000200000000000,\n-\tBNXT_ULP_HF0_BITMASK_O_IPV4_DST_ADDR     = 0x0000100000000000,\n-\tBNXT_ULP_HF0_BITMASK_O_UDP_SRC_PORT      = 0x0000080000000000,\n-\tBNXT_ULP_HF0_BITMASK_O_UDP_DST_PORT      = 0x0000040000000000,\n-\tBNXT_ULP_HF0_BITMASK_O_UDP_LENGTH        = 0x0000020000000000,\n-\tBNXT_ULP_HF0_BITMASK_O_UDP_CSUM          = 0x0000010000000000\n+\tBNXT_ULP_HF2_IDX_SVIF_INDEX              = 0\n+};\n+\n+enum bnxt_ulp_hf3 {\n+\tBNXT_ULP_HF3_IDX_SVIF_INDEX              = 0\n+};\n+\n+enum bnxt_ulp_hf4 {\n+\tBNXT_ULP_HF4_IDX_SVIF_INDEX              = 0\n+};\n+\n+enum bnxt_ulp_hf5 {\n+\tBNXT_ULP_HF5_IDX_SVIF_INDEX              = 0\n+};\n+\n+enum bnxt_ulp_hf6 {\n+\tBNXT_ULP_HF6_IDX_SVIF_INDEX              = 0\n+};\n+\n+enum bnxt_ulp_hf7 {\n+\tBNXT_ULP_HF7_IDX_SVIF_INDEX              = 0\n+};\n+\n+enum bnxt_ulp_hf8 {\n+\tBNXT_ULP_HF8_IDX_SVIF_INDEX              = 0,\n+\tBNXT_ULP_HF8_IDX_O_ETH_DMAC              = 1,\n+\tBNXT_ULP_HF8_IDX_O_ETH_SMAC              = 2,\n+\tBNXT_ULP_HF8_IDX_O_ETH_TYPE              = 3,\n+\tBNXT_ULP_HF8_IDX_OO_VLAN_CFI_PRI         = 4,\n+\tBNXT_ULP_HF8_IDX_OO_VLAN_VID             = 5,\n+\tBNXT_ULP_HF8_IDX_OO_VLAN_TYPE            = 6,\n+\tBNXT_ULP_HF8_IDX_OI_VLAN_CFI_PRI         = 7,\n+\tBNXT_ULP_HF8_IDX_OI_VLAN_VID             = 8,\n+\tBNXT_ULP_HF8_IDX_OI_VLAN_TYPE            = 9,\n+\tBNXT_ULP_HF8_IDX_O_IPV4_VER              = 10,\n+\tBNXT_ULP_HF8_IDX_O_IPV4_TOS              = 11,\n+\tBNXT_ULP_HF8_IDX_O_IPV4_LEN              = 12,\n+\tBNXT_ULP_HF8_IDX_O_IPV4_FRAG_ID          = 13,\n+\tBNXT_ULP_HF8_IDX_O_IPV4_FRAG_OFF         = 14,\n+\tBNXT_ULP_HF8_IDX_O_IPV4_TTL              = 15,\n+\tBNXT_ULP_HF8_IDX_O_IPV4_PROTO_ID         = 16,\n+\tBNXT_ULP_HF8_IDX_O_IPV4_CSUM             = 17,\n+\tBNXT_ULP_HF8_IDX_O_IPV4_SRC_ADDR         = 18,\n+\tBNXT_ULP_HF8_IDX_O_IPV4_DST_ADDR         = 19,\n+\tBNXT_ULP_HF8_IDX_O_UDP_SRC_PORT          = 20,\n+\tBNXT_ULP_HF8_IDX_O_UDP_DST_PORT          = 21,\n+\tBNXT_ULP_HF8_IDX_O_UDP_LENGTH            = 22,\n+\tBNXT_ULP_HF8_IDX_O_UDP_CSUM              = 23\n+};\n+\n+enum bnxt_ulp_hf9 {\n+\tBNXT_ULP_HF9_IDX_SVIF_INDEX              = 0,\n+\tBNXT_ULP_HF9_IDX_O_ETH_DMAC              = 1,\n+\tBNXT_ULP_HF9_IDX_O_ETH_SMAC              = 2,\n+\tBNXT_ULP_HF9_IDX_O_ETH_TYPE              = 3,\n+\tBNXT_ULP_HF9_IDX_OO_VLAN_CFI_PRI         = 4,\n+\tBNXT_ULP_HF9_IDX_OO_VLAN_VID             = 5,\n+\tBNXT_ULP_HF9_IDX_OO_VLAN_TYPE            = 6,\n+\tBNXT_ULP_HF9_IDX_OI_VLAN_CFI_PRI         = 7,\n+\tBNXT_ULP_HF9_IDX_OI_VLAN_VID             = 8,\n+\tBNXT_ULP_HF9_IDX_OI_VLAN_TYPE            = 9,\n+\tBNXT_ULP_HF9_IDX_O_IPV4_VER              = 10,\n+\tBNXT_ULP_HF9_IDX_O_IPV4_TOS              = 11,\n+\tBNXT_ULP_HF9_IDX_O_IPV4_LEN              = 12,\n+\tBNXT_ULP_HF9_IDX_O_IPV4_FRAG_ID          = 13,\n+\tBNXT_ULP_HF9_IDX_O_IPV4_FRAG_OFF         = 14,\n+\tBNXT_ULP_HF9_IDX_O_IPV4_TTL              = 15,\n+\tBNXT_ULP_HF9_IDX_O_IPV4_PROTO_ID         = 16,\n+\tBNXT_ULP_HF9_IDX_O_IPV4_CSUM             = 17,\n+\tBNXT_ULP_HF9_IDX_O_IPV4_SRC_ADDR         = 18,\n+\tBNXT_ULP_HF9_IDX_O_IPV4_DST_ADDR         = 19,\n+\tBNXT_ULP_HF9_IDX_O_UDP_SRC_PORT          = 20,\n+\tBNXT_ULP_HF9_IDX_O_UDP_DST_PORT          = 21,\n+\tBNXT_ULP_HF9_IDX_O_UDP_LENGTH            = 22,\n+\tBNXT_ULP_HF9_IDX_O_UDP_CSUM              = 23,\n+\tBNXT_ULP_HF9_IDX_T_VXLAN_FLAGS           = 24,\n+\tBNXT_ULP_HF9_IDX_T_VXLAN_RSVD0           = 25,\n+\tBNXT_ULP_HF9_IDX_T_VXLAN_VNI             = 26,\n+\tBNXT_ULP_HF9_IDX_T_VXLAN_RSVD1           = 27,\n+\tBNXT_ULP_HF9_IDX_I_ETH_DMAC              = 28,\n+\tBNXT_ULP_HF9_IDX_I_ETH_SMAC              = 29,\n+\tBNXT_ULP_HF9_IDX_I_ETH_TYPE              = 30,\n+\tBNXT_ULP_HF9_IDX_IO_VLAN_CFI_PRI         = 31,\n+\tBNXT_ULP_HF9_IDX_IO_VLAN_VID             = 32,\n+\tBNXT_ULP_HF9_IDX_IO_VLAN_TYPE            = 33,\n+\tBNXT_ULP_HF9_IDX_II_VLAN_CFI_PRI         = 34,\n+\tBNXT_ULP_HF9_IDX_II_VLAN_VID             = 35,\n+\tBNXT_ULP_HF9_IDX_II_VLAN_TYPE            = 36,\n+\tBNXT_ULP_HF9_IDX_I_IPV4_VER              = 37,\n+\tBNXT_ULP_HF9_IDX_I_IPV4_TOS              = 38,\n+\tBNXT_ULP_HF9_IDX_I_IPV4_LEN              = 39,\n+\tBNXT_ULP_HF9_IDX_I_IPV4_FRAG_ID          = 40,\n+\tBNXT_ULP_HF9_IDX_I_IPV4_FRAG_OFF         = 41,\n+\tBNXT_ULP_HF9_IDX_I_IPV4_TTL              = 42,\n+\tBNXT_ULP_HF9_IDX_I_IPV4_PROTO_ID         = 43,\n+\tBNXT_ULP_HF9_IDX_I_IPV4_CSUM             = 44,\n+\tBNXT_ULP_HF9_IDX_I_IPV4_SRC_ADDR         = 45,\n+\tBNXT_ULP_HF9_IDX_I_IPV4_DST_ADDR         = 46,\n+\tBNXT_ULP_HF9_IDX_I_UDP_SRC_PORT          = 47,\n+\tBNXT_ULP_HF9_IDX_I_UDP_DST_PORT          = 48,\n+\tBNXT_ULP_HF9_IDX_I_UDP_LENGTH            = 49,\n+\tBNXT_ULP_HF9_IDX_I_UDP_CSUM              = 50\n+};\n+\n+enum bnxt_ulp_hf10 {\n+\tBNXT_ULP_HF10_IDX_SVIF_INDEX             = 0,\n+\tBNXT_ULP_HF10_IDX_O_ETH_DMAC             = 1,\n+\tBNXT_ULP_HF10_IDX_O_ETH_SMAC             = 2,\n+\tBNXT_ULP_HF10_IDX_O_ETH_TYPE             = 3,\n+\tBNXT_ULP_HF10_IDX_OO_VLAN_CFI_PRI        = 4,\n+\tBNXT_ULP_HF10_IDX_OO_VLAN_VID            = 5,\n+\tBNXT_ULP_HF10_IDX_OO_VLAN_TYPE           = 6,\n+\tBNXT_ULP_HF10_IDX_OI_VLAN_CFI_PRI        = 7,\n+\tBNXT_ULP_HF10_IDX_OI_VLAN_VID            = 8,\n+\tBNXT_ULP_HF10_IDX_OI_VLAN_TYPE           = 9,\n+\tBNXT_ULP_HF10_IDX_O_IPV4_VER             = 10,\n+\tBNXT_ULP_HF10_IDX_O_IPV4_TOS             = 11,\n+\tBNXT_ULP_HF10_IDX_O_IPV4_LEN             = 12,\n+\tBNXT_ULP_HF10_IDX_O_IPV4_FRAG_ID         = 13,\n+\tBNXT_ULP_HF10_IDX_O_IPV4_FRAG_OFF        = 14,\n+\tBNXT_ULP_HF10_IDX_O_IPV4_TTL             = 15,\n+\tBNXT_ULP_HF10_IDX_O_IPV4_PROTO_ID        = 16,\n+\tBNXT_ULP_HF10_IDX_O_IPV4_CSUM            = 17,\n+\tBNXT_ULP_HF10_IDX_O_IPV4_SRC_ADDR        = 18,\n+\tBNXT_ULP_HF10_IDX_O_IPV4_DST_ADDR        = 19,\n+\tBNXT_ULP_HF10_IDX_O_UDP_SRC_PORT         = 20,\n+\tBNXT_ULP_HF10_IDX_O_UDP_DST_PORT         = 21,\n+\tBNXT_ULP_HF10_IDX_O_UDP_LENGTH           = 22,\n+\tBNXT_ULP_HF10_IDX_O_UDP_CSUM             = 23\n };\n \n enum bnxt_ulp_hf_bitmask1 {\n-\tBNXT_ULP_HF1_BITMASK_SVIF_INDEX          = 0x8000000000000000,\n-\tBNXT_ULP_HF1_BITMASK_O_ETH_DMAC          = 0x4000000000000000,\n-\tBNXT_ULP_HF1_BITMASK_O_ETH_SMAC          = 0x2000000000000000,\n-\tBNXT_ULP_HF1_BITMASK_O_ETH_TYPE          = 0x1000000000000000,\n-\tBNXT_ULP_HF1_BITMASK_OO_VLAN_CFI_PRI     = 0x0800000000000000,\n-\tBNXT_ULP_HF1_BITMASK_OO_VLAN_VID         = 0x0400000000000000,\n-\tBNXT_ULP_HF1_BITMASK_OO_VLAN_TYPE        = 0x0200000000000000,\n-\tBNXT_ULP_HF1_BITMASK_OI_VLAN_CFI_PRI     = 0x0100000000000000,\n-\tBNXT_ULP_HF1_BITMASK_OI_VLAN_VID         = 0x0080000000000000,\n-\tBNXT_ULP_HF1_BITMASK_OI_VLAN_TYPE        = 0x0040000000000000,\n-\tBNXT_ULP_HF1_BITMASK_O_IPV4_VER          = 0x0020000000000000,\n-\tBNXT_ULP_HF1_BITMASK_O_IPV4_TOS          = 0x0010000000000000,\n-\tBNXT_ULP_HF1_BITMASK_O_IPV4_LEN          = 0x0008000000000000,\n-\tBNXT_ULP_HF1_BITMASK_O_IPV4_FRAG_ID      = 0x0004000000000000,\n-\tBNXT_ULP_HF1_BITMASK_O_IPV4_FRAG_OFF     = 0x0002000000000000,\n-\tBNXT_ULP_HF1_BITMASK_O_IPV4_TTL          = 0x0001000000000000,\n-\tBNXT_ULP_HF1_BITMASK_O_IPV4_NEXT_PID     = 0x0000800000000000,\n-\tBNXT_ULP_HF1_BITMASK_O_IPV4_CSUM         = 0x0000400000000000,\n-\tBNXT_ULP_HF1_BITMASK_O_IPV4_SRC_ADDR     = 0x0000200000000000,\n-\tBNXT_ULP_HF1_BITMASK_O_IPV4_DST_ADDR     = 0x0000100000000000,\n-\tBNXT_ULP_HF1_BITMASK_O_UDP_SRC_PORT      = 0x0000080000000000,\n-\tBNXT_ULP_HF1_BITMASK_O_UDP_DST_PORT      = 0x0000040000000000,\n-\tBNXT_ULP_HF1_BITMASK_O_UDP_LENGTH        = 0x0000020000000000,\n-\tBNXT_ULP_HF1_BITMASK_O_UDP_CSUM          = 0x0000010000000000\n+\tBNXT_ULP_HF1_BITMASK_SVIF_INDEX          = 0x8000000000000000\n };\n \n enum bnxt_ulp_hf_bitmask2 {\n-\tBNXT_ULP_HF2_BITMASK_SVIF_INDEX          = 0x8000000000000000,\n-\tBNXT_ULP_HF2_BITMASK_O_ETH_DMAC          = 0x4000000000000000,\n-\tBNXT_ULP_HF2_BITMASK_O_ETH_SMAC          = 0x2000000000000000,\n-\tBNXT_ULP_HF2_BITMASK_O_ETH_TYPE          = 0x1000000000000000,\n-\tBNXT_ULP_HF2_BITMASK_OO_VLAN_CFI_PRI     = 0x0800000000000000,\n-\tBNXT_ULP_HF2_BITMASK_OO_VLAN_VID         = 0x0400000000000000,\n-\tBNXT_ULP_HF2_BITMASK_OO_VLAN_TYPE        = 0x0200000000000000,\n-\tBNXT_ULP_HF2_BITMASK_OI_VLAN_CFI_PRI     = 0x0100000000000000,\n-\tBNXT_ULP_HF2_BITMASK_OI_VLAN_VID         = 0x0080000000000000,\n-\tBNXT_ULP_HF2_BITMASK_OI_VLAN_TYPE        = 0x0040000000000000,\n-\tBNXT_ULP_HF2_BITMASK_O_IPV4_VER          = 0x0020000000000000,\n-\tBNXT_ULP_HF2_BITMASK_O_IPV4_TOS          = 0x0010000000000000,\n-\tBNXT_ULP_HF2_BITMASK_O_IPV4_LEN          = 0x0008000000000000,\n-\tBNXT_ULP_HF2_BITMASK_O_IPV4_FRAG_ID      = 0x0004000000000000,\n-\tBNXT_ULP_HF2_BITMASK_O_IPV4_FRAG_OFF     = 0x0002000000000000,\n-\tBNXT_ULP_HF2_BITMASK_O_IPV4_TTL          = 0x0001000000000000,\n-\tBNXT_ULP_HF2_BITMASK_O_IPV4_NEXT_PID     = 0x0000800000000000,\n-\tBNXT_ULP_HF2_BITMASK_O_IPV4_CSUM         = 0x0000400000000000,\n-\tBNXT_ULP_HF2_BITMASK_O_IPV4_SRC_ADDR     = 0x0000200000000000,\n-\tBNXT_ULP_HF2_BITMASK_O_IPV4_DST_ADDR     = 0x0000100000000000,\n-\tBNXT_ULP_HF2_BITMASK_O_UDP_SRC_PORT      = 0x0000080000000000,\n-\tBNXT_ULP_HF2_BITMASK_O_UDP_DST_PORT      = 0x0000040000000000,\n-\tBNXT_ULP_HF2_BITMASK_O_UDP_LENGTH        = 0x0000020000000000,\n-\tBNXT_ULP_HF2_BITMASK_O_UDP_CSUM          = 0x0000010000000000,\n-\tBNXT_ULP_HF2_BITMASK_T_VXLAN_FLAGS       = 0x0000008000000000,\n-\tBNXT_ULP_HF2_BITMASK_T_VXLAN_RSVD0       = 0x0000004000000000,\n-\tBNXT_ULP_HF2_BITMASK_T_VXLAN_VNI         = 0x0000002000000000,\n-\tBNXT_ULP_HF2_BITMASK_T_VXLAN_RSVD1       = 0x0000001000000000,\n-\tBNXT_ULP_HF2_BITMASK_I_ETH_DMAC          = 0x0000000800000000,\n-\tBNXT_ULP_HF2_BITMASK_I_ETH_SMAC          = 0x0000000400000000,\n-\tBNXT_ULP_HF2_BITMASK_I_ETH_TYPE          = 0x0000000200000000,\n-\tBNXT_ULP_HF2_BITMASK_IO_VLAN_CFI_PRI     = 0x0000000100000000,\n-\tBNXT_ULP_HF2_BITMASK_IO_VLAN_VID         = 0x0000000080000000,\n-\tBNXT_ULP_HF2_BITMASK_IO_VLAN_TYPE        = 0x0000000040000000,\n-\tBNXT_ULP_HF2_BITMASK_II_VLAN_CFI_PRI     = 0x0000000020000000,\n-\tBNXT_ULP_HF2_BITMASK_II_VLAN_VID         = 0x0000000010000000,\n-\tBNXT_ULP_HF2_BITMASK_II_VLAN_TYPE        = 0x0000000008000000,\n-\tBNXT_ULP_HF2_BITMASK_I_IPV4_VER          = 0x0000000004000000,\n-\tBNXT_ULP_HF2_BITMASK_I_IPV4_TOS          = 0x0000000002000000,\n-\tBNXT_ULP_HF2_BITMASK_I_IPV4_LEN          = 0x0000000001000000,\n-\tBNXT_ULP_HF2_BITMASK_I_IPV4_FRAG_ID      = 0x0000000000800000,\n-\tBNXT_ULP_HF2_BITMASK_I_IPV4_FRAG_OFF     = 0x0000000000400000,\n-\tBNXT_ULP_HF2_BITMASK_I_IPV4_TTL          = 0x0000000000200000,\n-\tBNXT_ULP_HF2_BITMASK_I_IPV4_NEXT_PID     = 0x0000000000100000,\n-\tBNXT_ULP_HF2_BITMASK_I_IPV4_CSUM         = 0x0000000000080000,\n-\tBNXT_ULP_HF2_BITMASK_I_IPV4_SRC_ADDR     = 0x0000000000040000,\n-\tBNXT_ULP_HF2_BITMASK_I_IPV4_DST_ADDR     = 0x0000000000020000,\n-\tBNXT_ULP_HF2_BITMASK_I_UDP_SRC_PORT      = 0x0000000000010000,\n-\tBNXT_ULP_HF2_BITMASK_I_UDP_DST_PORT      = 0x0000000000008000,\n-\tBNXT_ULP_HF2_BITMASK_I_UDP_LENGTH        = 0x0000000000004000,\n-\tBNXT_ULP_HF2_BITMASK_I_UDP_CSUM          = 0x0000000000002000\n+\tBNXT_ULP_HF2_BITMASK_SVIF_INDEX          = 0x8000000000000000\n+};\n+\n+enum bnxt_ulp_hf_bitmask3 {\n+\tBNXT_ULP_HF3_BITMASK_SVIF_INDEX          = 0x8000000000000000\n+};\n+\n+enum bnxt_ulp_hf_bitmask4 {\n+\tBNXT_ULP_HF4_BITMASK_SVIF_INDEX          = 0x8000000000000000\n+};\n+\n+enum bnxt_ulp_hf_bitmask5 {\n+\tBNXT_ULP_HF5_BITMASK_SVIF_INDEX          = 0x8000000000000000\n+};\n+\n+enum bnxt_ulp_hf_bitmask6 {\n+\tBNXT_ULP_HF6_BITMASK_SVIF_INDEX          = 0x8000000000000000\n+};\n+\n+enum bnxt_ulp_hf_bitmask7 {\n+\tBNXT_ULP_HF7_BITMASK_SVIF_INDEX          = 0x8000000000000000\n+};\n+\n+enum bnxt_ulp_hf_bitmask8 {\n+\tBNXT_ULP_HF8_BITMASK_SVIF_INDEX          = 0x8000000000000000,\n+\tBNXT_ULP_HF8_BITMASK_O_ETH_DMAC          = 0x4000000000000000,\n+\tBNXT_ULP_HF8_BITMASK_O_ETH_SMAC          = 0x2000000000000000,\n+\tBNXT_ULP_HF8_BITMASK_O_ETH_TYPE          = 0x1000000000000000,\n+\tBNXT_ULP_HF8_BITMASK_OO_VLAN_CFI_PRI     = 0x0800000000000000,\n+\tBNXT_ULP_HF8_BITMASK_OO_VLAN_VID         = 0x0400000000000000,\n+\tBNXT_ULP_HF8_BITMASK_OO_VLAN_TYPE        = 0x0200000000000000,\n+\tBNXT_ULP_HF8_BITMASK_OI_VLAN_CFI_PRI     = 0x0100000000000000,\n+\tBNXT_ULP_HF8_BITMASK_OI_VLAN_VID         = 0x0080000000000000,\n+\tBNXT_ULP_HF8_BITMASK_OI_VLAN_TYPE        = 0x0040000000000000,\n+\tBNXT_ULP_HF8_BITMASK_O_IPV4_VER          = 0x0020000000000000,\n+\tBNXT_ULP_HF8_BITMASK_O_IPV4_TOS          = 0x0010000000000000,\n+\tBNXT_ULP_HF8_BITMASK_O_IPV4_LEN          = 0x0008000000000000,\n+\tBNXT_ULP_HF8_BITMASK_O_IPV4_FRAG_ID      = 0x0004000000000000,\n+\tBNXT_ULP_HF8_BITMASK_O_IPV4_FRAG_OFF     = 0x0002000000000000,\n+\tBNXT_ULP_HF8_BITMASK_O_IPV4_TTL          = 0x0001000000000000,\n+\tBNXT_ULP_HF8_BITMASK_O_IPV4_PROTO_ID     = 0x0000800000000000,\n+\tBNXT_ULP_HF8_BITMASK_O_IPV4_CSUM         = 0x0000400000000000,\n+\tBNXT_ULP_HF8_BITMASK_O_IPV4_SRC_ADDR     = 0x0000200000000000,\n+\tBNXT_ULP_HF8_BITMASK_O_IPV4_DST_ADDR     = 0x0000100000000000,\n+\tBNXT_ULP_HF8_BITMASK_O_UDP_SRC_PORT      = 0x0000080000000000,\n+\tBNXT_ULP_HF8_BITMASK_O_UDP_DST_PORT      = 0x0000040000000000,\n+\tBNXT_ULP_HF8_BITMASK_O_UDP_LENGTH        = 0x0000020000000000,\n+\tBNXT_ULP_HF8_BITMASK_O_UDP_CSUM          = 0x0000010000000000\n+};\n+\n+enum bnxt_ulp_hf_bitmask9 {\n+\tBNXT_ULP_HF9_BITMASK_SVIF_INDEX          = 0x8000000000000000,\n+\tBNXT_ULP_HF9_BITMASK_O_ETH_DMAC          = 0x4000000000000000,\n+\tBNXT_ULP_HF9_BITMASK_O_ETH_SMAC          = 0x2000000000000000,\n+\tBNXT_ULP_HF9_BITMASK_O_ETH_TYPE          = 0x1000000000000000,\n+\tBNXT_ULP_HF9_BITMASK_OO_VLAN_CFI_PRI     = 0x0800000000000000,\n+\tBNXT_ULP_HF9_BITMASK_OO_VLAN_VID         = 0x0400000000000000,\n+\tBNXT_ULP_HF9_BITMASK_OO_VLAN_TYPE        = 0x0200000000000000,\n+\tBNXT_ULP_HF9_BITMASK_OI_VLAN_CFI_PRI     = 0x0100000000000000,\n+\tBNXT_ULP_HF9_BITMASK_OI_VLAN_VID         = 0x0080000000000000,\n+\tBNXT_ULP_HF9_BITMASK_OI_VLAN_TYPE        = 0x0040000000000000,\n+\tBNXT_ULP_HF9_BITMASK_O_IPV4_VER          = 0x0020000000000000,\n+\tBNXT_ULP_HF9_BITMASK_O_IPV4_TOS          = 0x0010000000000000,\n+\tBNXT_ULP_HF9_BITMASK_O_IPV4_LEN          = 0x0008000000000000,\n+\tBNXT_ULP_HF9_BITMASK_O_IPV4_FRAG_ID      = 0x0004000000000000,\n+\tBNXT_ULP_HF9_BITMASK_O_IPV4_FRAG_OFF     = 0x0002000000000000,\n+\tBNXT_ULP_HF9_BITMASK_O_IPV4_TTL          = 0x0001000000000000,\n+\tBNXT_ULP_HF9_BITMASK_O_IPV4_PROTO_ID     = 0x0000800000000000,\n+\tBNXT_ULP_HF9_BITMASK_O_IPV4_CSUM         = 0x0000400000000000,\n+\tBNXT_ULP_HF9_BITMASK_O_IPV4_SRC_ADDR     = 0x0000200000000000,\n+\tBNXT_ULP_HF9_BITMASK_O_IPV4_DST_ADDR     = 0x0000100000000000,\n+\tBNXT_ULP_HF9_BITMASK_O_UDP_SRC_PORT      = 0x0000080000000000,\n+\tBNXT_ULP_HF9_BITMASK_O_UDP_DST_PORT      = 0x0000040000000000,\n+\tBNXT_ULP_HF9_BITMASK_O_UDP_LENGTH        = 0x0000020000000000,\n+\tBNXT_ULP_HF9_BITMASK_O_UDP_CSUM          = 0x0000010000000000,\n+\tBNXT_ULP_HF9_BITMASK_T_VXLAN_FLAGS       = 0x0000008000000000,\n+\tBNXT_ULP_HF9_BITMASK_T_VXLAN_RSVD0       = 0x0000004000000000,\n+\tBNXT_ULP_HF9_BITMASK_T_VXLAN_VNI         = 0x0000002000000000,\n+\tBNXT_ULP_HF9_BITMASK_T_VXLAN_RSVD1       = 0x0000001000000000,\n+\tBNXT_ULP_HF9_BITMASK_I_ETH_DMAC          = 0x0000000800000000,\n+\tBNXT_ULP_HF9_BITMASK_I_ETH_SMAC          = 0x0000000400000000,\n+\tBNXT_ULP_HF9_BITMASK_I_ETH_TYPE          = 0x0000000200000000,\n+\tBNXT_ULP_HF9_BITMASK_IO_VLAN_CFI_PRI     = 0x0000000100000000,\n+\tBNXT_ULP_HF9_BITMASK_IO_VLAN_VID         = 0x0000000080000000,\n+\tBNXT_ULP_HF9_BITMASK_IO_VLAN_TYPE        = 0x0000000040000000,\n+\tBNXT_ULP_HF9_BITMASK_II_VLAN_CFI_PRI     = 0x0000000020000000,\n+\tBNXT_ULP_HF9_BITMASK_II_VLAN_VID         = 0x0000000010000000,\n+\tBNXT_ULP_HF9_BITMASK_II_VLAN_TYPE        = 0x0000000008000000,\n+\tBNXT_ULP_HF9_BITMASK_I_IPV4_VER          = 0x0000000004000000,\n+\tBNXT_ULP_HF9_BITMASK_I_IPV4_TOS          = 0x0000000002000000,\n+\tBNXT_ULP_HF9_BITMASK_I_IPV4_LEN          = 0x0000000001000000,\n+\tBNXT_ULP_HF9_BITMASK_I_IPV4_FRAG_ID      = 0x0000000000800000,\n+\tBNXT_ULP_HF9_BITMASK_I_IPV4_FRAG_OFF     = 0x0000000000400000,\n+\tBNXT_ULP_HF9_BITMASK_I_IPV4_TTL          = 0x0000000000200000,\n+\tBNXT_ULP_HF9_BITMASK_I_IPV4_PROTO_ID     = 0x0000000000100000,\n+\tBNXT_ULP_HF9_BITMASK_I_IPV4_CSUM         = 0x0000000000080000,\n+\tBNXT_ULP_HF9_BITMASK_I_IPV4_SRC_ADDR     = 0x0000000000040000,\n+\tBNXT_ULP_HF9_BITMASK_I_IPV4_DST_ADDR     = 0x0000000000020000,\n+\tBNXT_ULP_HF9_BITMASK_I_UDP_SRC_PORT      = 0x0000000000010000,\n+\tBNXT_ULP_HF9_BITMASK_I_UDP_DST_PORT      = 0x0000000000008000,\n+\tBNXT_ULP_HF9_BITMASK_I_UDP_LENGTH        = 0x0000000000004000,\n+\tBNXT_ULP_HF9_BITMASK_I_UDP_CSUM          = 0x0000000000002000\n };\n \n+enum bnxt_ulp_hf_bitmask10 {\n+\tBNXT_ULP_HF10_BITMASK_SVIF_INDEX         = 0x8000000000000000,\n+\tBNXT_ULP_HF10_BITMASK_O_ETH_DMAC         = 0x4000000000000000,\n+\tBNXT_ULP_HF10_BITMASK_O_ETH_SMAC         = 0x2000000000000000,\n+\tBNXT_ULP_HF10_BITMASK_O_ETH_TYPE         = 0x1000000000000000,\n+\tBNXT_ULP_HF10_BITMASK_OO_VLAN_CFI_PRI    = 0x0800000000000000,\n+\tBNXT_ULP_HF10_BITMASK_OO_VLAN_VID        = 0x0400000000000000,\n+\tBNXT_ULP_HF10_BITMASK_OO_VLAN_TYPE       = 0x0200000000000000,\n+\tBNXT_ULP_HF10_BITMASK_OI_VLAN_CFI_PRI    = 0x0100000000000000,\n+\tBNXT_ULP_HF10_BITMASK_OI_VLAN_VID        = 0x0080000000000000,\n+\tBNXT_ULP_HF10_BITMASK_OI_VLAN_TYPE       = 0x0040000000000000,\n+\tBNXT_ULP_HF10_BITMASK_O_IPV4_VER         = 0x0020000000000000,\n+\tBNXT_ULP_HF10_BITMASK_O_IPV4_TOS         = 0x0010000000000000,\n+\tBNXT_ULP_HF10_BITMASK_O_IPV4_LEN         = 0x0008000000000000,\n+\tBNXT_ULP_HF10_BITMASK_O_IPV4_FRAG_ID     = 0x0004000000000000,\n+\tBNXT_ULP_HF10_BITMASK_O_IPV4_FRAG_OFF    = 0x0002000000000000,\n+\tBNXT_ULP_HF10_BITMASK_O_IPV4_TTL         = 0x0001000000000000,\n+\tBNXT_ULP_HF10_BITMASK_O_IPV4_PROTO_ID    = 0x0000800000000000,\n+\tBNXT_ULP_HF10_BITMASK_O_IPV4_CSUM        = 0x0000400000000000,\n+\tBNXT_ULP_HF10_BITMASK_O_IPV4_SRC_ADDR    = 0x0000200000000000,\n+\tBNXT_ULP_HF10_BITMASK_O_IPV4_DST_ADDR    = 0x0000100000000000,\n+\tBNXT_ULP_HF10_BITMASK_O_UDP_SRC_PORT     = 0x0000080000000000,\n+\tBNXT_ULP_HF10_BITMASK_O_UDP_DST_PORT     = 0x0000040000000000,\n+\tBNXT_ULP_HF10_BITMASK_O_UDP_LENGTH       = 0x0000020000000000,\n+\tBNXT_ULP_HF10_BITMASK_O_UDP_CSUM         = 0x0000010000000000\n+};\n #endif\ndiff --git a/drivers/net/bnxt/tf_ulp/ulp_template_db_tbl.c b/drivers/net/bnxt/tf_ulp/ulp_template_db_tbl.c\nindex f65aeae..f0a57cf 100644\n--- a/drivers/net/bnxt/tf_ulp/ulp_template_db_tbl.c\n+++ b/drivers/net/bnxt/tf_ulp/ulp_template_db_tbl.c\n@@ -294,60 +294,72 @@ struct bnxt_ulp_rte_act_info ulp_act_info[] = {\n \n struct bnxt_ulp_cache_tbl_params ulp_cache_tbl_params[] = {\n \t[BNXT_ULP_RESOURCE_SUB_TYPE_CACHE_TYPE_L2_CNTXT_TCAM << 1 |\n-\tTF_DIR_RX] = {\n-\t\t.num_entries        = 16384\n+\t\tTF_DIR_RX] = {\n+\t\t.num_entries             = 16384\n \t},\n \t[BNXT_ULP_RESOURCE_SUB_TYPE_CACHE_TYPE_L2_CNTXT_TCAM << 1 |\n-\tTF_DIR_TX] = {\n-\t\t.num_entries        = 16384\n+\t\tTF_DIR_TX] = {\n+\t\t.num_entries             = 16384\n \t},\n \t[BNXT_ULP_RESOURCE_SUB_TYPE_CACHE_TYPE_PROFILE_TCAM << 1 |\n-\tTF_DIR_RX] = {\n-\t\t.num_entries        = 16384\n+\t\tTF_DIR_RX] = {\n+\t\t.num_entries             = 16384\n \t},\n \t[BNXT_ULP_RESOURCE_SUB_TYPE_CACHE_TYPE_PROFILE_TCAM << 1 |\n-\tTF_DIR_TX] = {\n-\t\t.num_entries        = 16384\n+\t\tTF_DIR_TX] = {\n+\t\t.num_entries             = 16384\n \t}\n };\n \n struct bnxt_ulp_device_params ulp_device_params[BNXT_ULP_DEVICE_ID_LAST] = {\n \t[BNXT_ULP_DEVICE_ID_WH_PLUS] = {\n-\t.flow_mem_type          = BNXT_ULP_FLOW_MEM_TYPE_EXT,\n-\t.byte_order             = BNXT_ULP_BYTE_ORDER_LE,\n-\t.encap_byte_swap        = 1,\n-\t.flow_db_num_entries    = 32768,\n-\t.mark_db_lfid_entries   = 65536,\n-\t.mark_db_gfid_entries   = 65536,\n-\t.flow_count_db_entries  = 16384,\n-\t.num_resources_per_flow = 8,\n-\t.num_phy_ports          = 2,\n-\t.ext_cntr_table_type    = 0,\n-\t.byte_count_mask        = 0x00000003ffffffff,\n-\t.packet_count_mask      = 0xfffffffc00000000,\n-\t.byte_count_shift       = 0,\n-\t.packet_count_shift     = 36\n+\t\t.flow_mem_type           = BNXT_ULP_FLOW_MEM_TYPE_EXT,\n+\t\t.byte_order              = BNXT_ULP_BYTE_ORDER_LE,\n+\t\t.encap_byte_swap         = 1,\n+\t\t.flow_db_num_entries     = 32768,\n+\t\t.mark_db_lfid_entries    = 65536,\n+\t\t.mark_db_gfid_entries    = 65536,\n+\t\t.flow_count_db_entries   = 16384,\n+\t\t.num_resources_per_flow  = 8,\n+\t\t.num_phy_ports           = 2,\n+\t\t.ext_cntr_table_type     = 0,\n+\t\t.byte_count_mask         = 0x0000000fffffffff,\n+\t\t.packet_count_mask       = 0xffffffff00000000,\n+\t\t.byte_count_shift        = 0,\n+\t\t.packet_count_shift      = 36\n \t}\n };\n \n struct bnxt_ulp_glb_resource_info ulp_glb_resource_tbl[] = {\n \t[0] = {\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n-\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_REGFILE_INDEX_GLB_PROF_FUNC_ID,\n-\t.direction               = TF_DIR_RX\n+\t\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index = BNXT_ULP_GLB_REGFILE_INDEX_GLB_PROF_FUNC_ID,\n+\t\t.direction               = TF_DIR_RX\n \t},\n \t[1] = {\n-\t.resource_func      = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n-\t.resource_type      = TF_IDENT_TYPE_PROF_FUNC,\n-\t.glb_regfile_index  = BNXT_ULP_GLB_REGFILE_INDEX_GLB_PROF_FUNC_ID,\n-\t.direction          = TF_DIR_TX\n+\t\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index = BNXT_ULP_GLB_REGFILE_INDEX_GLB_PROF_FUNC_ID,\n+\t\t.direction               = TF_DIR_TX\n \t},\n \t[2] = {\n-\t.resource_func      = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n-\t.resource_type      = TF_IDENT_TYPE_L2_CTXT,\n-\t.glb_regfile_index  = BNXT_ULP_GLB_REGFILE_INDEX_GLB_L2_CNTXT_ID,\n-\t.direction          = TF_DIR_RX\n+\t\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t\t.resource_type           = TF_IDENT_TYPE_L2_CTXT,\n+\t\t.glb_regfile_index = BNXT_ULP_GLB_REGFILE_INDEX_GLB_L2_CNTXT_ID,\n+\t\t.direction               = TF_DIR_RX\n+\t},\n+\t[3] = {\n+\t\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t\t.resource_type           = TF_IDENT_TYPE_L2_CTXT,\n+\t\t.glb_regfile_index = BNXT_ULP_GLB_REGFILE_INDEX_GLB_L2_CNTXT_ID,\n+\t\t.direction               = TF_DIR_TX\n+\t},\n+\t[4] = {\n+\t\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t\t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n+\t\t.glb_regfile_index = BNXT_ULP_GLB_REGFILE_INDEX_GLB_LB_AREC_PTR,\n+\t\t.direction               = TF_DIR_TX\n \t}\n };\n \n@@ -547,11 +559,11 @@ struct bnxt_ulp_rte_hdr_info ulp_hdr_info[] = {\n };\n \n uint32_t bnxt_ulp_encap_vtag_map[] = {\n-\t[0] = BNXT_ULP_SYM_ECV_VTAG_TYPE_NOP,\n-\t[1] = BNXT_ULP_SYM_ECV_VTAG_TYPE_ADD_1_ENCAP_PRI,\n-\t[2] = BNXT_ULP_SYM_ECV_VTAG_TYPE_ADD_2_ENCAP_PRI\n+\tBNXT_ULP_SYM_ECV_VTAG_TYPE_NOP,\n+\tBNXT_ULP_SYM_ECV_VTAG_TYPE_ADD_1_ENCAP_PRI,\n+\tBNXT_ULP_SYM_ECV_VTAG_TYPE_ADD_2_ENCAP_PRI\n };\n \n uint32_t ulp_glb_template_tbl[] = {\n+\tBNXT_ULP_DF_TPL_LOOPBACK_ACTION_REC\n };\n-\n",
    "prefixes": [
        "45/50"
    ]
}