get:
Show a patch.

patch:
Update a patch.

put:
Update a patch.

GET /api/patches/70777/?format=api
HTTP 200 OK
Allow: GET, PUT, PATCH, HEAD, OPTIONS
Content-Type: application/json
Vary: Accept

{
    "id": 70777,
    "url": "http://patches.dpdk.org/api/patches/70777/?format=api",
    "web_url": "http://patches.dpdk.org/project/dpdk/patch/20200603024016.30636-16-qi.z.zhang@intel.com/",
    "project": {
        "id": 1,
        "url": "http://patches.dpdk.org/api/projects/1/?format=api",
        "name": "DPDK",
        "link_name": "dpdk",
        "list_id": "dev.dpdk.org",
        "list_email": "dev@dpdk.org",
        "web_url": "http://core.dpdk.org",
        "scm_url": "git://dpdk.org/dpdk",
        "webscm_url": "http://git.dpdk.org/dpdk",
        "list_archive_url": "https://inbox.dpdk.org/dev",
        "list_archive_url_format": "https://inbox.dpdk.org/dev/{}",
        "commit_url_format": ""
    },
    "msgid": "<20200603024016.30636-16-qi.z.zhang@intel.com>",
    "list_archive_url": "https://inbox.dpdk.org/dev/20200603024016.30636-16-qi.z.zhang@intel.com",
    "date": "2020-06-03T02:39:39",
    "name": "[15/52] net/ice/base: group function protoypes together",
    "commit_ref": null,
    "pull_url": null,
    "state": "superseded",
    "archived": true,
    "hash": "b84ad17563fedd3adb68f92cdd083e72a9f1ff85",
    "submitter": {
        "id": 504,
        "url": "http://patches.dpdk.org/api/people/504/?format=api",
        "name": "Qi Zhang",
        "email": "qi.z.zhang@intel.com"
    },
    "delegate": {
        "id": 31221,
        "url": "http://patches.dpdk.org/api/users/31221/?format=api",
        "username": "yexl",
        "first_name": "xiaolong",
        "last_name": "ye",
        "email": "xiaolong.ye@intel.com"
    },
    "mbox": "http://patches.dpdk.org/project/dpdk/patch/20200603024016.30636-16-qi.z.zhang@intel.com/mbox/",
    "series": [
        {
            "id": 10300,
            "url": "http://patches.dpdk.org/api/series/10300/?format=api",
            "web_url": "http://patches.dpdk.org/project/dpdk/list/?series=10300",
            "date": "2020-06-03T02:39:24",
            "name": "net/ice: base code update",
            "version": 1,
            "mbox": "http://patches.dpdk.org/series/10300/mbox/"
        }
    ],
    "comments": "http://patches.dpdk.org/api/patches/70777/comments/",
    "check": "success",
    "checks": "http://patches.dpdk.org/api/patches/70777/checks/",
    "tags": {},
    "related": [],
    "headers": {
        "Return-Path": "<dev-bounces@dpdk.org>",
        "X-Original-To": "patchwork@inbox.dpdk.org",
        "Delivered-To": "patchwork@inbox.dpdk.org",
        "Received": [
            "from dpdk.org (dpdk.org [92.243.14.124])\n\tby inbox.dpdk.org (Postfix) with ESMTP id 6824FA04EF;\n\tWed,  3 Jun 2020 04:38:53 +0200 (CEST)",
            "from [92.243.14.124] (localhost [127.0.0.1])\n\tby dpdk.org (Postfix) with ESMTP id 764891C1C2;\n\tWed,  3 Jun 2020 04:36:52 +0200 (CEST)",
            "from mga11.intel.com (mga11.intel.com [192.55.52.93])\n by dpdk.org (Postfix) with ESMTP id 1D7961C1D3\n for <dev@dpdk.org>; Wed,  3 Jun 2020 04:36:50 +0200 (CEST)",
            "from orsmga001.jf.intel.com ([10.7.209.18])\n by fmsmga102.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384;\n 02 Jun 2020 19:36:50 -0700",
            "from dpdk51.sh.intel.com ([10.67.111.82])\n by orsmga001.jf.intel.com with ESMTP; 02 Jun 2020 19:36:48 -0700"
        ],
        "IronPort-SDR": [
            "\n ElBlbzQa8eKNEye3uId9yBQQZMDfg724ZWN8mGsxdI+SSinxQscb7OxcZd84eP/psLjmRpXw5j\n aoviIDxuHuGw==",
            "\n NkBUqkU7MBD08nOg3JDhIqHLDpsIuQb+8EcJf6KWo3j0E0Z9BmTenJrkVi2mxEM0Jn4Ccc5v39\n ASq1oU465tWA=="
        ],
        "X-Amp-Result": "SKIPPED(no attachment in message)",
        "X-Amp-File-Uploaded": "False",
        "X-ExtLoop1": "1",
        "X-IronPort-AV": "E=Sophos;i=\"5.73,466,1583222400\"; d=\"scan'208\";a=\"347613965\"",
        "From": "Qi Zhang <qi.z.zhang@intel.com>",
        "To": "qiming.yang@intel.com",
        "Cc": "dev@dpdk.org, xiaolong.ye@intel.com, Qi Zhang <qi.z.zhang@intel.com>,\n Tony Nguyen <anthony.l.nguyen@intel.com>,\n \"Paul M . Stillwell Jr\" <paul.m.stillwell.jr@intel.com>",
        "Date": "Wed,  3 Jun 2020 10:39:39 +0800",
        "Message-Id": "<20200603024016.30636-16-qi.z.zhang@intel.com>",
        "X-Mailer": "git-send-email 2.13.6",
        "In-Reply-To": "<20200603024016.30636-1-qi.z.zhang@intel.com>",
        "References": "<20200603024016.30636-1-qi.z.zhang@intel.com>",
        "Subject": "[dpdk-dev] [PATCH 15/52] net/ice/base: group function protoypes\n\ttogether",
        "X-BeenThere": "dev@dpdk.org",
        "X-Mailman-Version": "2.1.15",
        "Precedence": "list",
        "List-Id": "DPDK patches and discussions <dev.dpdk.org>",
        "List-Unsubscribe": "<https://mails.dpdk.org/options/dev>,\n <mailto:dev-request@dpdk.org?subject=unsubscribe>",
        "List-Archive": "<http://mails.dpdk.org/archives/dev/>",
        "List-Post": "<mailto:dev@dpdk.org>",
        "List-Help": "<mailto:dev-request@dpdk.org?subject=help>",
        "List-Subscribe": "<https://mails.dpdk.org/listinfo/dev>,\n <mailto:dev-request@dpdk.org?subject=subscribe>",
        "Errors-To": "dev-bounces@dpdk.org",
        "Sender": "\"dev\" <dev-bounces@dpdk.org>"
    },
    "content": "There are some function prototypes at the beginning of the file and\nsome at the end, group them all together so that they are in one\nconsistent location.\n\nSigned-off-by: Tony Nguyen <anthony.l.nguyen@intel.com>\nSigned-off-by: Paul M. Stillwell Jr <paul.m.stillwell.jr@intel.com>\nSigned-off-by: Qi Zhang <qi.z.zhang@intel.com>\n---\n drivers/net/ice/base/ice_fdir.h | 83 ++++++++++++++++++++---------------------\n 1 file changed, 41 insertions(+), 42 deletions(-)",
    "diff": "diff --git a/drivers/net/ice/base/ice_fdir.h b/drivers/net/ice/base/ice_fdir.h\nindex 97553c8e7..b39ce0bbf 100644\n--- a/drivers/net/ice/base/ice_fdir.h\n+++ b/drivers/net/ice/base/ice_fdir.h\n@@ -7,47 +7,6 @@\n \n #include \"ice_common.h\"\n \n-/* Flow Director (FD) Filter Programming descriptor */\n-struct ice_fd_fltr_desc_ctx {\n-\tu32 fdid;\n-\tu16 qindex;\n-\tu16 cnt_index;\n-\tu16 fd_vsi;\n-\tu16 flex_val;\n-\tu8 comp_q;\n-\tu8 comp_report;\n-\tu8 fd_space;\n-\tu8 cnt_ena;\n-\tu8 evict_ena;\n-\tu8 toq;\n-\tu8 toq_prio;\n-\tu8 dpu_recipe;\n-\tu8 drop;\n-\tu8 flex_prio;\n-\tu8 flex_mdid;\n-\tu8 dtype;\n-\tu8 pcmd;\n-\tu8 desc_prof_prio;\n-\tu8 desc_prof;\n-\tu8 swap;\n-\tu8 fdid_prio;\n-\tu8 fdid_mdid;\n-};\n-\n-enum ice_status ice_alloc_fd_res_cntr(struct ice_hw *hw, u16 *cntr_id);\n-enum ice_status ice_free_fd_res_cntr(struct ice_hw *hw, u16 cntr_id);\n-void ice_set_dflt_val_fd_desc(struct ice_fd_fltr_desc_ctx *fd_fltr_ctx);\n-enum ice_status\n-ice_alloc_fd_guar_item(struct ice_hw *hw, u16 *cntr_id, u16 num_fltr);\n-enum ice_status\n-ice_free_fd_guar_item(struct ice_hw *hw, u16 cntr_id, u16 num_fltr);\n-enum ice_status\n-ice_alloc_fd_shrd_item(struct ice_hw *hw, u16 *cntr_id, u16 num_fltr);\n-enum ice_status\n-ice_free_fd_shrd_item(struct ice_hw *hw, u16 cntr_id, u16 num_fltr);\n-enum ice_status ice_clear_vsi_fd_table(struct ice_hw *hw, u16 vsi_num);\n-enum ice_status ice_clear_pf_fd_table(struct ice_hw *hw);\n-\n #define ICE_FDIR_IP_PROTOCOLS\n #define ICE_IP_PROTO_TCP\t\t6\n #define ICE_IP_PROTO_UDP\t\t17\n@@ -111,6 +70,33 @@ enum ice_fltr_prgm_desc_fd_status {\n \tICE_FLTR_PRGM_DESC_FD_STATUS_8FLEX_BYTES,\n };\n \n+/* Flow Director (FD) Filter Programming descriptor */\n+struct ice_fd_fltr_desc_ctx {\n+\tu32 fdid;\n+\tu16 qindex;\n+\tu16 cnt_index;\n+\tu16 fd_vsi;\n+\tu16 flex_val;\n+\tu8 comp_q;\n+\tu8 comp_report;\n+\tu8 fd_space;\n+\tu8 cnt_ena;\n+\tu8 evict_ena;\n+\tu8 toq;\n+\tu8 toq_prio;\n+\tu8 dpu_recipe;\n+\tu8 drop;\n+\tu8 flex_prio;\n+\tu8 flex_mdid;\n+\tu8 dtype;\n+\tu8 pcmd;\n+\tu8 desc_prof_prio;\n+\tu8 desc_prof;\n+\tu8 swap;\n+\tu8 fdid_prio;\n+\tu8 fdid_mdid;\n+};\n+\n #define ICE_FLTR_PRGM_FLEX_WORD_SIZE\tsizeof(__be16)\n \n struct ice_rx_flow_userdef {\n@@ -207,7 +193,7 @@ struct ice_fdir_fltr {\n \tbool acl_fltr;\n };\n \n-/* Dummy packet filter definition structure. */\n+/* Dummy packet filter definition structure */\n struct ice_fdir_base_pkt {\n \tenum ice_fltr_ptype flow;\n \tu16 pkt_len;\n@@ -216,6 +202,19 @@ struct ice_fdir_base_pkt {\n \tconst u8 *tun_pkt;\n };\n \n+enum ice_status ice_alloc_fd_res_cntr(struct ice_hw *hw, u16 *cntr_id);\n+enum ice_status ice_free_fd_res_cntr(struct ice_hw *hw, u16 cntr_id);\n+void ice_set_dflt_val_fd_desc(struct ice_fd_fltr_desc_ctx *fd_fltr_ctx);\n+enum ice_status\n+ice_alloc_fd_guar_item(struct ice_hw *hw, u16 *cntr_id, u16 num_fltr);\n+enum ice_status\n+ice_free_fd_guar_item(struct ice_hw *hw, u16 cntr_id, u16 num_fltr);\n+enum ice_status\n+ice_alloc_fd_shrd_item(struct ice_hw *hw, u16 *cntr_id, u16 num_fltr);\n+enum ice_status\n+ice_free_fd_shrd_item(struct ice_hw *hw, u16 cntr_id, u16 num_fltr);\n+enum ice_status ice_clear_vsi_fd_table(struct ice_hw *hw, u16 vsi_num);\n+enum ice_status ice_clear_pf_fd_table(struct ice_hw *hw);\n void\n ice_fdir_get_prgm_desc(struct ice_hw *hw, struct ice_fdir_fltr *input,\n \t\t       struct ice_fltr_desc *fdesc, bool add);\n",
    "prefixes": [
        "15/52"
    ]
}