Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/66266/?format=api
http://patches.dpdk.org/api/patches/66266/?format=api", "web_url": "http://patches.dpdk.org/project/dpdk/patch/1583348102-13253-3-git-send-email-nicolas.chautru@intel.com/", "project": { "id": 1, "url": "http://patches.dpdk.org/api/projects/1/?format=api", "name": "DPDK", "link_name": "dpdk", "list_id": "dev.dpdk.org", "list_email": "dev@dpdk.org", "web_url": "http://core.dpdk.org", "scm_url": "git://dpdk.org/dpdk", "webscm_url": "http://git.dpdk.org/dpdk", "list_archive_url": "https://inbox.dpdk.org/dev", "list_archive_url_format": "https://inbox.dpdk.org/dev/{}", "commit_url_format": "" }, "msgid": "<1583348102-13253-3-git-send-email-nicolas.chautru@intel.com>", "list_archive_url": "https://inbox.dpdk.org/dev/1583348102-13253-3-git-send-email-nicolas.chautru@intel.com", "date": "2020-03-04T18:54:50", "name": "[v3,02/14] bbdev: expose device HARQ buffer size at device level", "commit_ref": null, "pull_url": null, "state": "changes-requested", "archived": true, "hash": "616442fa9274317b0b9276dec8c60ed2a75cf5af", "submitter": { "id": 1314, "url": "http://patches.dpdk.org/api/people/1314/?format=api", "name": "Chautru, Nicolas", "email": "nicolas.chautru@intel.com" }, "delegate": { "id": 6690, "url": "http://patches.dpdk.org/api/users/6690/?format=api", "username": "akhil", "first_name": "akhil", "last_name": "goyal", "email": "gakhil@marvell.com" }, "mbox": "http://patches.dpdk.org/project/dpdk/patch/1583348102-13253-3-git-send-email-nicolas.chautru@intel.com/mbox/", "series": [ { "id": 8784, "url": "http://patches.dpdk.org/api/series/8784/?format=api", "web_url": "http://patches.dpdk.org/project/dpdk/list/?series=8784", "date": "2020-03-04T18:54:48", "name": "bbdev new features", "version": 3, "mbox": "http://patches.dpdk.org/series/8784/mbox/" } ], "comments": "http://patches.dpdk.org/api/patches/66266/comments/", "check": "success", "checks": "http://patches.dpdk.org/api/patches/66266/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<dev-bounces@dpdk.org>", "X-Original-To": "patchwork@inbox.dpdk.org", "Delivered-To": "patchwork@inbox.dpdk.org", "Received": [ "from dpdk.org (dpdk.org [92.243.14.124])\n\tby inbox.dpdk.org (Postfix) with ESMTP id A1A00A0573;\n\tWed, 4 Mar 2020 19:55:33 +0100 (CET)", "from [92.243.14.124] (localhost [127.0.0.1])\n\tby dpdk.org (Postfix) with ESMTP id 6958B1BFBC;\n\tWed, 4 Mar 2020 19:55:19 +0100 (CET)", "from mga18.intel.com (mga18.intel.com [134.134.136.126])\n by dpdk.org (Postfix) with ESMTP id 39EDD2BB8\n for <dev@dpdk.org>; Wed, 4 Mar 2020 19:55:14 +0100 (CET)", "from fmsmga002.fm.intel.com ([10.253.24.26])\n by orsmga106.jf.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384;\n 04 Mar 2020 10:55:12 -0800", "from skx-5gnr-sc12-4.sc.intel.com ([172.25.69.210])\n by fmsmga002.fm.intel.com with ESMTP; 04 Mar 2020 10:55:11 -0800" ], "X-Amp-Result": "SKIPPED(no attachment in message)", "X-Amp-File-Uploaded": "False", "X-ExtLoop1": "1", "X-IronPort-AV": "E=Sophos;i=\"5.70,514,1574150400\"; d=\"scan'208\";a=\"274778246\"", "From": "Nicolas Chautru <nicolas.chautru@intel.com>", "To": "thomas@monjalon.net,\n\takhil.goyal@nxp.com,\n\tdev@dpdk.org", "Cc": "ferruh.yigit@intel.com,\n\tNic Chautru <nicolas.chautru@intel.com>", "Date": "Wed, 4 Mar 2020 10:54:50 -0800", "Message-Id": "<1583348102-13253-3-git-send-email-nicolas.chautru@intel.com>", "X-Mailer": "git-send-email 1.8.3.1", "In-Reply-To": "<1583348102-13253-1-git-send-email-nicolas.chautru@intel.com>", "References": "<1582778348-113547-15-git-send-email-nicolas.chautru@intel.com>\n <1583348102-13253-1-git-send-email-nicolas.chautru@intel.com>", "Subject": "[dpdk-dev] [PATCH v3 02/14] bbdev: expose device HARQ buffer size\n\tat device level", "X-BeenThere": "dev@dpdk.org", "X-Mailman-Version": "2.1.15", "Precedence": "list", "List-Id": "DPDK patches and discussions <dev.dpdk.org>", "List-Unsubscribe": "<https://mails.dpdk.org/options/dev>,\n <mailto:dev-request@dpdk.org?subject=unsubscribe>", "List-Archive": "<http://mails.dpdk.org/archives/dev/>", "List-Post": "<mailto:dev@dpdk.org>", "List-Help": "<mailto:dev-request@dpdk.org?subject=help>", "List-Subscribe": "<https://mails.dpdk.org/listinfo/dev>,\n <mailto:dev-request@dpdk.org?subject=subscribe>", "Errors-To": "dev-bounces@dpdk.org", "Sender": "\"dev\" <dev-bounces@dpdk.org>" }, "content": "From: Nic Chautru <nicolas.chautru@intel.com>\n\nThis exposes the HARQ buffer size at the device driver level\ninstead of using the capability of a specific operation.\n\nThis is currently not yet used by a device until\nfuture commit.\n\nSigned-off-by: Nic Chautru <nicolas.chautru@intel.com>\n---\n drivers/baseband/turbo_sw/bbdev_turbo_software.c | 2 +-\n lib/librte_bbdev/rte_bbdev.h | 2 ++\n lib/librte_bbdev/rte_bbdev_op.h | 2 --\n 3 files changed, 3 insertions(+), 3 deletions(-)", "diff": "diff --git a/drivers/baseband/turbo_sw/bbdev_turbo_software.c b/drivers/baseband/turbo_sw/bbdev_turbo_software.c\nindex f2fe7a2..6d5e080 100644\n--- a/drivers/baseband/turbo_sw/bbdev_turbo_software.c\n+++ b/drivers/baseband/turbo_sw/bbdev_turbo_software.c\n@@ -219,7 +219,6 @@ struct turbo_sw_queue {\n \t\t\t\t\tRTE_BBDEV_LDPC_ITERATION_STOP_ENABLE,\n \t\t\t.llr_size = 8,\n \t\t\t.llr_decimals = 2,\n-\t\t\t.harq_memory_size = 0,\n \t\t\t.num_buffers_src =\n \t\t\t\t\tRTE_BBDEV_LDPC_MAX_CODE_BLOCKS,\n \t\t\t.num_buffers_hard_out =\n@@ -251,6 +250,7 @@ struct turbo_sw_queue {\n \tdev_info->default_queue_conf = default_queue_conf;\n \tdev_info->capabilities = bbdev_capabilities;\n \tdev_info->min_alignment = 64;\n+\tdev_info->harq_buffer_size = 0;\n \n \trte_bbdev_log_debug(\"got device info from %u\\n\", dev->data->dev_id);\n }\ndiff --git a/lib/librte_bbdev/rte_bbdev.h b/lib/librte_bbdev/rte_bbdev.h\nindex b2da190..38d9d50 100644\n--- a/lib/librte_bbdev/rte_bbdev.h\n+++ b/lib/librte_bbdev/rte_bbdev.h\n@@ -307,6 +307,8 @@ struct rte_bbdev_driver_info {\n \tbool queue_intr_supported;\n \t/** Minimum alignment of buffers, in bytes */\n \tuint16_t min_alignment;\n+\t/** HARQ memory available in kB */\n+\tuint32_t harq_buffer_size;\n \t/** Default queue configuration used if none is supplied */\n \tstruct rte_bbdev_queue_conf default_queue_conf;\n \t/** Device operation capabilities */\ndiff --git a/lib/librte_bbdev/rte_bbdev_op.h b/lib/librte_bbdev/rte_bbdev_op.h\nindex 062f9ff..8122089 100644\n--- a/lib/librte_bbdev/rte_bbdev_op.h\n+++ b/lib/librte_bbdev/rte_bbdev_op.h\n@@ -712,8 +712,6 @@ struct rte_bbdev_op_cap_ldpc_dec {\n \tint8_t llr_size;\n \t/** LLR numbers of decimals bit for arithmetic representation */\n \tint8_t llr_decimals;\n-\t/** Amount of memory for HARQ in external DDR in MB */\n-\tuint16_t harq_memory_size;\n \t/** Num input code block buffers */\n \tuint16_t num_buffers_src;\n \t/** Num hard output code block buffers */\n", "prefixes": [ "v3", "02/14" ] }{ "id": 66266, "url": "