Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/63001/?format=api
{ "id": 63001, "url": "http://patches.dpdk.org/api/patches/63001/?format=api", "web_url": "http://patches.dpdk.org/project/dpdk/patch/1573722187-148846-5-git-send-email-rosen.xu@intel.com/", "project": { "id": 1, "url": "http://patches.dpdk.org/api/projects/1/?format=api", "name": "DPDK", "link_name": "dpdk", "list_id": "dev.dpdk.org", "list_email": "dev@dpdk.org", "web_url": "http://core.dpdk.org", "scm_url": "git://dpdk.org/dpdk", "webscm_url": "http://git.dpdk.org/dpdk", "list_archive_url": "https://inbox.dpdk.org/dev", "list_archive_url_format": "https://inbox.dpdk.org/dev/{}", "commit_url_format": "" }, "msgid": "<1573722187-148846-5-git-send-email-rosen.xu@intel.com>", "list_archive_url": "https://inbox.dpdk.org/dev/1573722187-148846-5-git-send-email-rosen.xu@intel.com", "date": "2019-11-14T09:02:52", "name": "[v18,04/19] raw/ifpga/base: add SEU error support", "commit_ref": null, "pull_url": null, "state": "accepted", "archived": true, "hash": "1727ff1566e001b755c7c3c195421bad5df7f6fd", "submitter": { "id": 946, "url": "http://patches.dpdk.org/api/people/946/?format=api", "name": "Xu, Rosen", "email": "rosen.xu@intel.com" }, "delegate": { "id": 31221, "url": "http://patches.dpdk.org/api/users/31221/?format=api", "username": "yexl", "first_name": "xiaolong", "last_name": "ye", "email": "xiaolong.ye@intel.com" }, "mbox": "http://patches.dpdk.org/project/dpdk/patch/1573722187-148846-5-git-send-email-rosen.xu@intel.com/mbox/", "series": [ { "id": 7455, "url": "http://patches.dpdk.org/api/series/7455/?format=api", "web_url": "http://patches.dpdk.org/project/dpdk/list/?series=7455", "date": "2019-11-14T09:02:48", "name": "add PCIe AER disable and IRQ support for ipn3ke", "version": 18, "mbox": "http://patches.dpdk.org/series/7455/mbox/" } ], "comments": "http://patches.dpdk.org/api/patches/63001/comments/", "check": "success", "checks": "http://patches.dpdk.org/api/patches/63001/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<dev-bounces@dpdk.org>", "X-Original-To": "patchwork@inbox.dpdk.org", "Delivered-To": "patchwork@inbox.dpdk.org", "Received": [ "from dpdk.org (dpdk.org [92.243.14.124])\n\tby inbox.dpdk.org (Postfix) with ESMTP id CDCC0A04C2;\n\tThu, 14 Nov 2019 10:05:05 +0100 (CET)", "from [92.243.14.124] (localhost [127.0.0.1])\n\tby dpdk.org (Postfix) with ESMTP id D57BE1BE80;\n\tThu, 14 Nov 2019 10:04:35 +0100 (CET)", "from mga17.intel.com (mga17.intel.com [192.55.52.151])\n by dpdk.org (Postfix) with ESMTP id 4915258C4\n for <dev@dpdk.org>; Thu, 14 Nov 2019 10:04:33 +0100 (CET)", "from fmsmga006.fm.intel.com ([10.253.24.20])\n by fmsmga107.fm.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384;\n 14 Nov 2019 01:04:32 -0800", "from dpdk-rosen-02.sh.intel.com ([10.67.110.156])\n by fmsmga006.fm.intel.com with ESMTP; 14 Nov 2019 01:04:31 -0800" ], "X-Amp-Result": "SKIPPED(no attachment in message)", "X-Amp-File-Uploaded": "False", "X-ExtLoop1": "1", "X-IronPort-AV": "E=Sophos;i=\"5.68,302,1569308400\"; d=\"scan'208\";a=\"406259500\"", "From": "Rosen Xu <rosen.xu@intel.com>", "To": "dev@dpdk.org", "Cc": "rosen.xu@intel.com, tianfei.zhang@intel.com, andy.pei@intel.com,\n xiaolong.ye@intel.com, ferruh.yigit@intel.com", "Date": "Thu, 14 Nov 2019 17:02:52 +0800", "Message-Id": "<1573722187-148846-5-git-send-email-rosen.xu@intel.com>", "X-Mailer": "git-send-email 1.8.3.1", "In-Reply-To": "<1573722187-148846-1-git-send-email-rosen.xu@intel.com>", "References": "<1571917119-149534-2-git-send-email-andy.pei@intel.com>\n <1573722187-148846-1-git-send-email-rosen.xu@intel.com>", "Subject": "[dpdk-dev] [PATCH v18 04/19] raw/ifpga/base: add SEU error support", "X-BeenThere": "dev@dpdk.org", "X-Mailman-Version": "2.1.15", "Precedence": "list", "List-Id": "DPDK patches and discussions <dev.dpdk.org>", "List-Unsubscribe": "<https://mails.dpdk.org/options/dev>,\n <mailto:dev-request@dpdk.org?subject=unsubscribe>", "List-Archive": "<http://mails.dpdk.org/archives/dev/>", "List-Post": "<mailto:dev@dpdk.org>", "List-Help": "<mailto:dev-request@dpdk.org?subject=help>", "List-Subscribe": "<https://mails.dpdk.org/listinfo/dev>,\n <mailto:dev-request@dpdk.org?subject=subscribe>", "Errors-To": "dev-bounces@dpdk.org", "Sender": "\"dev\" <dev-bounces@dpdk.org>" }, "content": "From: Tianfei zhang <tianfei.zhang@intel.com>\n\nThis patch exposes SEU error information to application then application\ncould compare this information (128bit) with its own SMH file to know\nif this SEU is a fatal error or not.\n\nSigned-off-by: Tianfei zhang <tianfei.zhang@intel.com>\nSigned-off-by: Andy Pei <andy.pei@intel.com>\n---\n drivers/raw/ifpga/base/ifpga_defines.h | 5 ++++-\n drivers/raw/ifpga/base/ifpga_fme_error.c | 31 ++++++++++++++++++++++++++++++\n drivers/raw/ifpga/base/opae_ifpga_hw_api.h | 2 ++\n 3 files changed, 37 insertions(+), 1 deletion(-)", "diff": "diff --git a/drivers/raw/ifpga/base/ifpga_defines.h b/drivers/raw/ifpga/base/ifpga_defines.h\nindex 4216128..b450cb1 100644\n--- a/drivers/raw/ifpga/base/ifpga_defines.h\n+++ b/drivers/raw/ifpga/base/ifpga_defines.h\n@@ -1149,7 +1149,8 @@ struct feature_fme_error_capability {\n \t\t\tu8 support_intr:1;\n \t\t\t/* MSI-X vector table entry number */\n \t\t\tu16 intr_vector_num:12;\n-\t\t\tu64 rsvd:51;\t/* Reserved */\n+\t\t\tu64 rsvd:50;\t/* Reserved */\n+\t\t\tu64 seu_support:1;\n \t\t};\n \t};\n };\n@@ -1171,6 +1172,8 @@ struct feature_fme_err {\n \tstruct feature_fme_ras_catfaterror ras_catfaterr;\n \tstruct feature_fme_ras_error_inj ras_error_inj;\n \tstruct feature_fme_error_capability fme_err_capability;\n+\tu64 seu_emr_l;\n+\tu64 seu_emr_h;\n };\n \n /* FME Partial Reconfiguration Control */\ndiff --git a/drivers/raw/ifpga/base/ifpga_fme_error.c b/drivers/raw/ifpga/base/ifpga_fme_error.c\nindex be041ec..5d6d630 100644\n--- a/drivers/raw/ifpga/base/ifpga_fme_error.c\n+++ b/drivers/raw/ifpga/base/ifpga_fme_error.c\n@@ -257,6 +257,33 @@ static void fme_global_error_uinit(struct ifpga_feature *feature)\n \tUNUSED(feature);\n }\n \n+static int fme_err_check_seu(struct feature_fme_err *fme_err)\n+{\n+\tstruct feature_fme_error_capability error_cap;\n+\n+\terror_cap.csr = readq(&fme_err->fme_err_capability);\n+\n+\treturn error_cap.seu_support ? 1 : 0;\n+}\n+\n+static int fme_err_get_seu_emr(struct ifpga_fme_hw *fme,\n+\t\tu64 *val, bool high)\n+{\n+\tstruct feature_fme_err *fme_err\n+\t\t= get_fme_feature_ioaddr_by_index(fme,\n+\t\t\t\tFME_FEATURE_ID_GLOBAL_ERR);\n+\n+\tif (!fme_err_check_seu(fme_err))\n+\t\treturn -ENODEV;\n+\n+\tif (high)\n+\t\t*val = readq(&fme_err->seu_emr_h);\n+\telse\n+\t\t*val = readq(&fme_err->seu_emr_l);\n+\n+\treturn 0;\n+}\n+\n static int fme_err_fme_err_get_prop(struct ifpga_feature *feature,\n \t\t\t\t struct feature_prop *prop)\n {\n@@ -270,6 +297,10 @@ static int fme_err_fme_err_get_prop(struct ifpga_feature *feature,\n \t\treturn fme_err_get_first_error(fme, &prop->data);\n \tcase 0x3: /* NEXT_ERROR */\n \t\treturn fme_err_get_next_error(fme, &prop->data);\n+\tcase 0x5: /* SEU EMR LOW */\n+\t\treturn fme_err_get_seu_emr(fme, &prop->data, 0);\n+\tcase 0x6: /* SEU EMR HIGH */\n+\t\treturn fme_err_get_seu_emr(fme, &prop->data, 1);\n \t}\n \n \treturn -ENOENT;\ndiff --git a/drivers/raw/ifpga/base/opae_ifpga_hw_api.h b/drivers/raw/ifpga/base/opae_ifpga_hw_api.h\nindex 4c2c990..bab3386 100644\n--- a/drivers/raw/ifpga/base/opae_ifpga_hw_api.h\n+++ b/drivers/raw/ifpga/base/opae_ifpga_hw_api.h\n@@ -74,6 +74,8 @@ struct feature_prop {\n #define FME_ERR_PROP_FIRST_ERROR\tERR_PROP_FME_ERR(0x2)\n #define FME_ERR_PROP_NEXT_ERROR\t\tERR_PROP_FME_ERR(0x3)\n #define FME_ERR_PROP_CLEAR\t\tERR_PROP_FME_ERR(0x4)\t/* WO */\n+#define FME_ERR_PROP_SEU_EMR_LOW ERR_PROP_FME_ERR(0x5)\n+#define FME_ERR_PROP_SEU_EMR_HIGH ERR_PROP_FME_ERR(0x6)\n #define FME_ERR_PROP_REVISION\t\tERR_PROP_ROOT(0x5)\n #define FME_ERR_PROP_PCIE0_ERRORS\tERR_PROP_ROOT(0x6)\t/* RW */\n #define FME_ERR_PROP_PCIE1_ERRORS\tERR_PROP_ROOT(0x7)\t/* RW */\n", "prefixes": [ "v18", "04/19" ] }