Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/56769/?format=api
{ "id": 56769, "url": "http://patches.dpdk.org/api/patches/56769/?format=api", "web_url": "http://patches.dpdk.org/project/dpdk/patch/20190719123309.24417-3-rnagadheeraj@marvell.com/", "project": { "id": 1, "url": "http://patches.dpdk.org/api/projects/1/?format=api", "name": "DPDK", "link_name": "dpdk", "list_id": "dev.dpdk.org", "list_email": "dev@dpdk.org", "web_url": "http://core.dpdk.org", "scm_url": "git://dpdk.org/dpdk", "webscm_url": "http://git.dpdk.org/dpdk", "list_archive_url": "https://inbox.dpdk.org/dev", "list_archive_url_format": "https://inbox.dpdk.org/dev/{}", "commit_url_format": "" }, "msgid": "<20190719123309.24417-3-rnagadheeraj@marvell.com>", "list_archive_url": "https://inbox.dpdk.org/dev/20190719123309.24417-3-rnagadheeraj@marvell.com", "date": "2019-07-19T12:33:34", "name": "[v2,02/10] crypto/nitrox: add PCI probe and remove routines", "commit_ref": null, "pull_url": null, "state": "superseded", "archived": true, "hash": "2b82ccb14f8df277b972bfb3ec48b266887a79ee", "submitter": { "id": 1365, "url": "http://patches.dpdk.org/api/people/1365/?format=api", "name": "Nagadheeraj Rottela", "email": "rnagadheeraj@marvell.com" }, "delegate": { "id": 6690, "url": "http://patches.dpdk.org/api/users/6690/?format=api", "username": "akhil", "first_name": "akhil", "last_name": "goyal", "email": "gakhil@marvell.com" }, "mbox": "http://patches.dpdk.org/project/dpdk/patch/20190719123309.24417-3-rnagadheeraj@marvell.com/mbox/", "series": [ { "id": 5622, "url": "http://patches.dpdk.org/api/series/5622/?format=api", "web_url": "http://patches.dpdk.org/project/dpdk/list/?series=5622", "date": "2019-07-19T12:33:30", "name": "add Nitrox crypto device support", "version": 2, "mbox": "http://patches.dpdk.org/series/5622/mbox/" } ], "comments": "http://patches.dpdk.org/api/patches/56769/comments/", "check": "success", "checks": "http://patches.dpdk.org/api/patches/56769/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<dev-bounces@dpdk.org>", "X-Original-To": "patchwork@dpdk.org", "Delivered-To": "patchwork@dpdk.org", "Received": [ "from [92.243.14.124] (localhost [127.0.0.1])\n\tby dpdk.org (Postfix) with ESMTP id BD58D1B952;\n\tFri, 19 Jul 2019 14:33:45 +0200 (CEST)", "from mx0b-0016f401.pphosted.com (mx0b-0016f401.pphosted.com\n\t[67.231.156.173]) by dpdk.org (Postfix) with ESMTP id 1947658C6\n\tfor <dev@dpdk.org>; Fri, 19 Jul 2019 14:33:39 +0200 (CEST)", "from pps.filterd (m0045851.ppops.net [127.0.0.1])\n\tby mx0b-0016f401.pphosted.com (8.16.0.42/8.16.0.42) with SMTP id\n\tx6JCGNNq026073 for <dev@dpdk.org>; Fri, 19 Jul 2019 05:33:38 -0700", "from sc-exch02.marvell.com ([199.233.58.182])\n\tby mx0b-0016f401.pphosted.com with ESMTP id 2ts0a2gfpq-3\n\t(version=TLSv1.2 cipher=ECDHE-RSA-AES256-SHA384 bits=256 verify=NOT)\n\tfor <dev@dpdk.org>; Fri, 19 Jul 2019 05:33:38 -0700", "from SC-EXCH03.marvell.com (10.93.176.83) by SC-EXCH02.marvell.com\n\t(10.93.176.82) with Microsoft SMTP Server (TLS) id 15.0.1367.3;\n\tFri, 19 Jul 2019 05:33:35 -0700", "from NAM03-BY2-obe.outbound.protection.outlook.com (104.47.42.59)\n\tby SC-EXCH03.marvell.com (10.93.176.83) with Microsoft SMTP Server\n\t(TLS) id\n\t15.0.1367.3 via Frontend Transport; Fri, 19 Jul 2019 05:33:36 -0700", "from MN2PR18MB2797.namprd18.prod.outlook.com (20.179.22.16) by\n\tMN2PR18MB3294.namprd18.prod.outlook.com (10.255.237.159) with\n\tMicrosoft SMTP Server (version=TLS1_2,\n\tcipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n\t15.20.2094.11; Fri, 19 Jul 2019 12:33:34 +0000", "from MN2PR18MB2797.namprd18.prod.outlook.com\n\t([fe80::5d53:ac2e:80ec:cd8f]) by\n\tMN2PR18MB2797.namprd18.prod.outlook.com\n\t([fe80::5d53:ac2e:80ec:cd8f%6]) with mapi id 15.20.2094.011;\n\tFri, 19 Jul 2019 12:33:34 +0000" ], "DKIM-Signature": [ "v=1; a=rsa-sha256; c=relaxed/relaxed; d=marvell.com;\n\th=from : to : cc :\n\tsubject : date : message-id : references : in-reply-to : content-type\n\t: content-transfer-encoding : mime-version; s=pfpt0818;\n\tbh=3a8pwVIu+gigUJBxJDA4KLRzxrJmkm19MSEHBqVZa7w=;\n\tb=C8A5iN7YLLps7QbD2MrrglDrZ31vf/EtWAXNfyhXFrvNvNAXGqr6pZ3SWI+m7bo97EdS\n\ta5OJq3PQkMmyLVjn1XWkuqgJq3XlvGSe8WuBaEz9yedaIacAvyZa3Xa3KR37xOK5hQSy\n\tf9vHyd8AqCU3+WgCSEjkirShD5FOXjBnos9d9WM+f8VBv9A2eekaDag+ZsMUj4Dv4Kwy\n\tklDl/yUS3eccXlvUkt3bVc2/HyNhWktNcQkDaTHp0l6KKDEuRsPVgn5bdwbtTCUU7ORU\n\tgtjvFZHmKMxJMZyvRwsxjJZzKn5evlw812mes7XQRRAtvvzaf9cYHxkJ2vNGetBKYBn5\n\tVQ== ", "v=1; a=rsa-sha256; c=relaxed/relaxed;\n\td=marvell.onmicrosoft.com; s=selector2-marvell-onmicrosoft-com;\n\th=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n\tbh=3a8pwVIu+gigUJBxJDA4KLRzxrJmkm19MSEHBqVZa7w=;\n\tb=gdy/2aJJEVXlz9z8CpFEeSxu8pHmMpMMKZazw7Nfg6Dj3E0SY0Jwb5mqFaNZ5gvuVQC3ZqDsEGm8gKapmc9JXC1tMr9rhaoOLefSqo2c2s8/0GKoUGvY7VtKcrWaTj67B+EosLYIuYYz4S982ZVNRmPAVXQOHN/f4GfSulRBUlc=" ], "ARC-Seal": "i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none;\n\tb=DokG2GqDj9S6x5rOAjsY0ke3uBn45lusqhshR55XdE+puHljsSd/oRfJw/VwAassxovCl4xFUIVeRKm77xsjY3FwBKExMmBEruoIXxCFUi3a37SEIuaNVS2jms82GBhoEazJZDRmhlqInNa009b3+ilFRGsyW90fzHpTgfFbbC4TLM9ZFnIzu2qmprByI5GpJB3UakED94bf6580tovrhy5aV7JPwaPogkodZ4S9a84u4kBhLxKvgXcKpNvwLFweoR9PwkJrYI5PmDZUQQ8ylu89Y5dluBIpeogL8FneCLyZQeaccpvQmUl3dl5Odsl+HhywG1gKaoXEMLjfPZScgw==", "ARC-Message-Signature": "i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;\n\ts=arcselector9901;\n\th=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n\tbh=3a8pwVIu+gigUJBxJDA4KLRzxrJmkm19MSEHBqVZa7w=;\n\tb=Czs23T+XdkleyU+3WoMFxOykUcDLOWlOa0tlhMqvB8XWIQaCMKRayNeqihd7GCsAdVQuwSs6y06qiyBalxh4eMe5Z/++VSTfLwDia8m/wWDk9d90kjOiBjN34A5+0Z8WrAZ9NfjD7xen6PF0yodHOprpWEEUIeQIz2oenaf2WPyZjNIa7WWjsnEvMTWHxHR0gWNsk4xKzQ0tlkzZJj0UlprvJ0p8vCfi/WMCmyBFy+Q2V6fkC0Ow6KjRXT6OJPHREvvBfORQiGyUrYyetAbKHOUWGD+NxT63dSO+3E84gM+fdiEQxvsCLXgzEOnZYXdnpsrsmbRNrDcsbnUgSOxO4A==", "ARC-Authentication-Results": "i=1; mx.microsoft.com 1;spf=pass\n\tsmtp.mailfrom=marvell.com;dmarc=pass action=none\n\theader.from=marvell.com;dkim=pass header.d=marvell.com;arc=none", "From": "Nagadheeraj Rottela <rnagadheeraj@marvell.com>", "To": "\"dev@dpdk.org\" <dev@dpdk.org>", "CC": "Srikanth Jampala <jsrikanth@marvell.com>, Nagadheeraj Rottela\n\t<rnagadheeraj@marvell.com>", "Thread-Topic": "[PATCH v2 02/10] crypto/nitrox: add PCI probe and remove\n\troutines", "Thread-Index": "AQHVPi4uwrzW2lHxuEO2AFkNq1aCpw==", "Date": "Fri, 19 Jul 2019 12:33:34 +0000", "Message-ID": "<20190719123309.24417-3-rnagadheeraj@marvell.com>", "References": "<20190717052837.647-1-rnagadheeraj@marvell.com>\n\t<20190719123309.24417-1-rnagadheeraj@marvell.com>", "In-Reply-To": "<20190719123309.24417-1-rnagadheeraj@marvell.com>", "Accept-Language": "en-IN, en-US", "Content-Language": "en-US", "X-MS-Has-Attach": "", "X-MS-TNEF-Correlator": "", "x-clientproxiedby": "BM1PR0101CA0048.INDPRD01.PROD.OUTLOOK.COM\n\t(2603:1096:b00:1a::34) To MN2PR18MB2797.namprd18.prod.outlook.com\n\t(2603:10b6:208:a0::16)", "x-ms-exchange-messagesentrepresentingtype": "1", "x-mailer": "git-send-email 2.13.6", "x-originating-ip": "[115.113.156.2]", "x-ms-publictraffictype": "Email", "x-ms-office365-filtering-correlation-id": "fb90c798-7551-4777-0c66-08d70c45509d", "x-microsoft-antispam": "BCL:0; PCL:0;\n\tRULEID:(2390118)(7020095)(4652040)(8989299)(4534185)(7168020)(4627221)(201703031133081)(201702281549075)(8990200)(5600148)(711020)(4605104)(1401327)(2017052603328)(7193020);\n\tSRVR:MN2PR18MB3294; ", "x-ms-traffictypediagnostic": "MN2PR18MB3294:", "x-microsoft-antispam-prvs": "<MN2PR18MB3294BF8D47D8C621F2B50AC7D6CB0@MN2PR18MB3294.namprd18.prod.outlook.com>", "x-ms-oob-tlc-oobclassifiers": "OLM:153;", "x-forefront-prvs": "01039C93E4", "x-forefront-antispam-report": "SFV:NSPM;\n\tSFS:(10009020)(4636009)(376002)(39860400002)(366004)(396003)(346002)(136003)(199004)(189003)(186003)(26005)(68736007)(53936002)(76176011)(102836004)(99286004)(486006)(55236004)(386003)(6506007)(52116002)(6436002)(5640700003)(64756008)(81156014)(14444005)(2616005)(476003)(3846002)(2906002)(256004)(11346002)(446003)(8676002)(6512007)(2501003)(6486002)(2351001)(6116002)(54906003)(86362001)(14454004)(36756003)(316002)(25786009)(478600001)(6916009)(66066001)(7736002)(4326008)(66476007)(107886003)(8936002)(71200400001)(1076003)(50226002)(305945005)(81166006)(5660300002)(66446008)(66946007)(1730700003)(71190400001)(66556008);\n\tDIR:OUT; SFP:1101; SCL:1; SRVR:MN2PR18MB3294;\n\tH:MN2PR18MB2797.namprd18.prod.outlook.com; FPR:; SPF:None; LANG:en;\n\tPTR:InfoNoRecords; A:1; MX:1; ", "received-spf": "None (protection.outlook.com: marvell.com does not designate\n\tpermitted sender hosts)", "x-ms-exchange-senderadcheck": "1", "x-microsoft-antispam-message-info": "b5h8eFUP5Nh/oW5wyNUmMuHPde6ZXP6gVE7toRX/zpNX7OUmTThxVj6iNmbjAq4mqPBGVcTyJ1MIPusGeTlSrmM7iepNYfGTRk1/xwp8gxhB/ygyyXWQjcVUhX4LplkFLq8Dl7618tzgKoaWtVOfyec2VEr4oCN5kaEpECL+pX7Rwfi3MenPPiS6T1dQ4c/hdL7I2oOWY7RIQYO731TpizwymOP/pEhZCYlfZVJroAsd0caG0pVEfLgsjJthhg9LS85RlQAhiDU1T7z1ovTX/g9T/KQnHV5dw/rwqF5fr8Ljl+JsvaYORJZbdNcQO3Y00fKyipeMhhkT2DRBYGPkbsqDpmN+ULv5pxAAyiTj5ZvOf/yM2/vK2zqP28ERC4nBX/v8M1sBpbKunQXLSqAK5JSL8zdHfI32l9BCJaGneow=", "Content-Type": "text/plain; charset=\"iso-8859-1\"", "Content-Transfer-Encoding": "quoted-printable", "MIME-Version": "1.0", "X-MS-Exchange-CrossTenant-Network-Message-Id": "fb90c798-7551-4777-0c66-08d70c45509d", "X-MS-Exchange-CrossTenant-originalarrivaltime": "19 Jul 2019 12:33:34.3049\n\t(UTC)", "X-MS-Exchange-CrossTenant-fromentityheader": "Hosted", "X-MS-Exchange-CrossTenant-id": "70e1fb47-1155-421d-87fc-2e58f638b6e0", "X-MS-Exchange-CrossTenant-mailboxtype": "HOSTED", "X-MS-Exchange-CrossTenant-userprincipalname": "rnagadheeraj@marvell.com", "X-MS-Exchange-Transport-CrossTenantHeadersStamped": "MN2PR18MB3294", "X-OriginatorOrg": "marvell.com", "X-Proofpoint-Virus-Version": "vendor=fsecure engine=2.50.10434:5.22.84,1.0.8\n\tdefinitions=2019-07-19_08:2019-07-19,2019-07-19 signatures=0", "Subject": "[dpdk-dev] [PATCH v2 02/10] crypto/nitrox: add PCI probe and remove\n\troutines", "X-BeenThere": "dev@dpdk.org", "X-Mailman-Version": "2.1.15", "Precedence": "list", "List-Id": "DPDK patches and discussions <dev.dpdk.org>", "List-Unsubscribe": "<https://mails.dpdk.org/options/dev>,\n\t<mailto:dev-request@dpdk.org?subject=unsubscribe>", "List-Archive": "<http://mails.dpdk.org/archives/dev/>", "List-Post": "<mailto:dev@dpdk.org>", "List-Help": "<mailto:dev-request@dpdk.org?subject=help>", "List-Subscribe": "<https://mails.dpdk.org/listinfo/dev>,\n\t<mailto:dev-request@dpdk.org?subject=subscribe>", "Errors-To": "dev-bounces@dpdk.org", "Sender": "\"dev\" <dev-bounces@dpdk.org>" }, "content": "Add pci probe, remove and hardware init routines.\n\nSigned-off-by: Nagadheeraj Rottela <rnagadheeraj@marvell.com>\n---\n drivers/crypto/nitrox/Makefile | 1 +\n drivers/crypto/nitrox/meson.build | 1 +\n drivers/crypto/nitrox/nitrox_csr.h | 28 +++++++++\n drivers/crypto/nitrox/nitrox_device.c | 105 ++++++++++++++++++++++++++++++++++\n drivers/crypto/nitrox/nitrox_device.h | 18 ++++++\n drivers/crypto/nitrox/nitrox_hal.c | 86 ++++++++++++++++++++++++++++\n drivers/crypto/nitrox/nitrox_hal.h | 37 ++++++++++++\n 7 files changed, 276 insertions(+)\n create mode 100644 drivers/crypto/nitrox/nitrox_csr.h\n create mode 100644 drivers/crypto/nitrox/nitrox_device.h\n create mode 100644 drivers/crypto/nitrox/nitrox_hal.c\n create mode 100644 drivers/crypto/nitrox/nitrox_hal.h", "diff": "diff --git a/drivers/crypto/nitrox/Makefile b/drivers/crypto/nitrox/Makefile\nindex da33a1d2a..bc0220964 100644\n--- a/drivers/crypto/nitrox/Makefile\n+++ b/drivers/crypto/nitrox/Makefile\n@@ -24,5 +24,6 @@ LDLIBS += -lrte_cryptodev\n \n # library source files\n SRCS-$(CONFIG_RTE_LIBRTE_PMD_NITROX) += nitrox_device.c\n+SRCS-$(CONFIG_RTE_LIBRTE_PMD_NITROX) += nitrox_hal.c\n \n include $(RTE_SDK)/mk/rte.lib.mk\ndiff --git a/drivers/crypto/nitrox/meson.build b/drivers/crypto/nitrox/meson.build\nindex 0afb14b00..f1c96b84d 100644\n--- a/drivers/crypto/nitrox/meson.build\n+++ b/drivers/crypto/nitrox/meson.build\n@@ -10,4 +10,5 @@ deps += ['bus_pci']\n allow_experimental_apis = true\n sources = files(\n \t\t'nitrox_device.c',\n+\t\t'nitrox_hal.c',\n \t\t)\ndiff --git a/drivers/crypto/nitrox/nitrox_csr.h b/drivers/crypto/nitrox/nitrox_csr.h\nnew file mode 100644\nindex 000000000..879104515\n--- /dev/null\n+++ b/drivers/crypto/nitrox/nitrox_csr.h\n@@ -0,0 +1,28 @@\n+/* SPDX-License-Identifier: BSD-3-Clause\n+ * Copyright(C) 2019 Marvell International Ltd.\n+ */\n+\n+#ifndef _NITROX_CSR_H_\n+#define _NITROX_CSR_H_\n+\n+#include <rte_common.h>\n+#include <rte_io.h>\n+\n+#define CSR_DELAY\t30\n+\n+/* AQM Virtual Function Registers */\n+#define AQMQ_QSZX(_i)\t\t\t(0x20008 + ((_i)*0x40000))\n+\n+static inline uint64_t\n+nitrox_read_csr(uint8_t *bar_addr, uint64_t offset)\n+{\n+\treturn rte_read64(bar_addr + offset);\n+}\n+\n+static inline void\n+nitrox_write_csr(uint8_t *bar_addr, uint64_t offset, uint64_t value)\n+{\n+\trte_write64(value, (bar_addr + offset));\n+}\n+\n+#endif /* _NITROX_CSR_H_ */\ndiff --git a/drivers/crypto/nitrox/nitrox_device.c b/drivers/crypto/nitrox/nitrox_device.c\nindex d26535dee..5628c6d8b 100644\n--- a/drivers/crypto/nitrox/nitrox_device.c\n+++ b/drivers/crypto/nitrox/nitrox_device.c\n@@ -1,3 +1,108 @@\n /* SPDX-License-Identifier: BSD-3-Clause\n * Copyright(C) 2019 Marvell International Ltd.\n */\n+\n+#include <rte_malloc.h>\n+\n+#include \"nitrox_device.h\"\n+#include \"nitrox_hal.h\"\n+\n+TAILQ_HEAD(ndev_list, nitrox_device);\n+static struct ndev_list ndev_list = TAILQ_HEAD_INITIALIZER(ndev_list);\n+\n+static struct nitrox_device *\n+ndev_allocate(struct rte_pci_device *pdev)\n+{\n+\tstruct nitrox_device *ndev;\n+\n+\tndev = rte_zmalloc_socket(\"nitrox device\", sizeof(*ndev),\n+\t\t\t\t RTE_CACHE_LINE_SIZE,\n+\t\t\t\t pdev->device.numa_node);\n+\tif (!ndev)\n+\t\treturn NULL;\n+\n+\tTAILQ_INSERT_TAIL(&ndev_list, ndev, next);\n+\treturn ndev;\n+}\n+\n+static void\n+ndev_init(struct nitrox_device *ndev, struct rte_pci_device *pdev)\n+{\n+\tenum nitrox_vf_mode vf_mode;\n+\n+\tndev->pdev = pdev;\n+\tndev->bar_addr = pdev->mem_resource[0].addr;\n+\tvf_mode = vf_get_vf_config_mode(ndev->bar_addr);\n+\tndev->nr_queues = vf_config_mode_to_nr_queues(vf_mode);\n+}\n+\n+static struct nitrox_device *\n+find_ndev(struct rte_pci_device *pdev)\n+{\n+\tstruct nitrox_device *ndev;\n+\n+\tTAILQ_FOREACH(ndev, &ndev_list, next)\n+\t\tif (ndev->pdev == pdev)\n+\t\t\treturn ndev;\n+\n+\treturn NULL;\n+}\n+\n+static void\n+ndev_release(struct nitrox_device *ndev)\n+{\n+\tif (!ndev)\n+\t\treturn;\n+\n+\tTAILQ_REMOVE(&ndev_list, ndev, next);\n+\trte_free(ndev);\n+}\n+\n+static int\n+nitrox_pci_probe(struct rte_pci_driver *pci_drv __rte_unused,\n+\t\tstruct rte_pci_device *pdev)\n+{\n+\tstruct nitrox_device *ndev;\n+\n+\t/* Nitrox CSR space */\n+\tif (!pdev->mem_resource[0].addr)\n+\t\treturn -EINVAL;\n+\n+\tndev = ndev_allocate(pdev);\n+\tif (!ndev)\n+\t\treturn -ENOMEM;\n+\n+\tndev_init(ndev, pdev);\n+\treturn 0;\n+}\n+\n+static int\n+nitrox_pci_remove(struct rte_pci_device *pdev)\n+{\n+\tstruct nitrox_device *ndev;\n+\n+\tndev = find_ndev(pdev);\n+\tif (!ndev)\n+\t\treturn -ENODEV;\n+\n+\tndev_release(ndev);\n+\treturn 0;\n+}\n+\n+static struct rte_pci_id pci_id_nitrox_map[] = {\n+\t{\n+\t\t/* Nitrox 5 VF */\n+\t\tRTE_PCI_DEVICE(0x177d, 0x13)\n+\t},\n+\t{.device_id = 0},\n+};\n+\n+static struct rte_pci_driver nitrox_pmd = {\n+\t.id_table = pci_id_nitrox_map,\n+\t.drv_flags = RTE_PCI_DRV_NEED_MAPPING,\n+\t.probe = nitrox_pci_probe,\n+\t.remove = nitrox_pci_remove,\n+};\n+\n+RTE_PMD_REGISTER_PCI(nitrox, nitrox_pmd);\n+RTE_PMD_REGISTER_PCI_TABLE(nitrox, pci_id_nitrox_map);\ndiff --git a/drivers/crypto/nitrox/nitrox_device.h b/drivers/crypto/nitrox/nitrox_device.h\nnew file mode 100644\nindex 000000000..0d0167de2\n--- /dev/null\n+++ b/drivers/crypto/nitrox/nitrox_device.h\n@@ -0,0 +1,18 @@\n+/* SPDX-License-Identifier: BSD-3-Clause\n+ * Copyright(C) 2019 Marvell International Ltd.\n+ */\n+\n+#ifndef _NITROX_DEVICE_H_\n+#define _NITROX_DEVICE_H_\n+\n+#include <rte_bus_pci.h>\n+#include <rte_cryptodev.h>\n+\n+struct nitrox_device {\n+\tTAILQ_ENTRY(nitrox_device) next;\n+\tstruct rte_pci_device *pdev;\n+\tuint8_t *bar_addr;\n+\tuint16_t nr_queues;\n+};\n+\n+#endif /* _NITROX_DEVICE_H_ */\ndiff --git a/drivers/crypto/nitrox/nitrox_hal.c b/drivers/crypto/nitrox/nitrox_hal.c\nnew file mode 100644\nindex 000000000..3dee59215\n--- /dev/null\n+++ b/drivers/crypto/nitrox/nitrox_hal.c\n@@ -0,0 +1,86 @@\n+/* SPDX-License-Identifier: BSD-3-Clause\n+ * Copyright(C) 2019 Marvell International Ltd.\n+ */\n+\n+#include <rte_common.h>\n+#include <rte_cycles.h>\n+#include <rte_memory.h>\n+#include <rte_byteorder.h>\n+\n+#include \"nitrox_hal.h\"\n+#include \"nitrox_csr.h\"\n+\n+#define MAX_VF_QUEUES\t8\n+#define MAX_PF_QUEUES\t64\n+\n+int\n+vf_get_vf_config_mode(uint8_t *bar_addr)\n+{\n+\tunion aqmq_qsz aqmq_qsz;\n+\tuint64_t reg_addr;\n+\tint q, vf_mode;\n+\n+\taqmq_qsz.u64 = 0;\n+\taqmq_qsz.s.host_queue_size = 0xDEADBEEF;\n+\n+\treg_addr = AQMQ_QSZX(0);\n+\tnitrox_write_csr(bar_addr, reg_addr, aqmq_qsz.u64);\n+\trte_delay_us_block(CSR_DELAY);\n+\n+\taqmq_qsz.u64 = 0;\n+\tfor (q = 1; q < MAX_VF_QUEUES; q++) {\n+\t\treg_addr = AQMQ_QSZX(q);\n+\t\taqmq_qsz.u64 = nitrox_read_csr(bar_addr, reg_addr);\n+\t\tif (aqmq_qsz.s.host_queue_size == 0xDEADBEEF)\n+\t\t\tbreak;\n+\t}\n+\n+\tswitch (q) {\n+\tcase 1:\n+\t\tvf_mode = NITROX_MODE_VF128;\n+\t\tbreak;\n+\tcase 2:\n+\t\tvf_mode = NITROX_MODE_VF64;\n+\t\tbreak;\n+\tcase 4:\n+\t\tvf_mode = NITROX_MODE_VF32;\n+\t\tbreak;\n+\tcase 8:\n+\t\tvf_mode = NITROX_MODE_VF16;\n+\t\tbreak;\n+\tdefault:\n+\t\tvf_mode = 0;\n+\t\tbreak;\n+\t}\n+\n+\treturn vf_mode;\n+}\n+\n+int\n+vf_config_mode_to_nr_queues(enum nitrox_vf_mode vf_mode)\n+{\n+\tint nr_queues;\n+\n+\tswitch (vf_mode) {\n+\tcase NITROX_MODE_PF:\n+\t\tnr_queues = MAX_PF_QUEUES;\n+\t\tbreak;\n+\tcase NITROX_MODE_VF16:\n+\t\tnr_queues = 8;\n+\t\tbreak;\n+\tcase NITROX_MODE_VF32:\n+\t\tnr_queues = 4;\n+\t\tbreak;\n+\tcase NITROX_MODE_VF64:\n+\t\tnr_queues = 2;\n+\t\tbreak;\n+\tcase NITROX_MODE_VF128:\n+\t\tnr_queues = 1;\n+\t\tbreak;\n+\tdefault:\n+\t\tnr_queues = 0;\n+\t\tbreak;\n+\t}\n+\n+\treturn nr_queues;\n+}\ndiff --git a/drivers/crypto/nitrox/nitrox_hal.h b/drivers/crypto/nitrox/nitrox_hal.h\nnew file mode 100644\nindex 000000000..6184211a5\n--- /dev/null\n+++ b/drivers/crypto/nitrox/nitrox_hal.h\n@@ -0,0 +1,37 @@\n+/* SPDX-License-Identifier: BSD-3-Clause\n+ * Copyright(C) 2019 Marvell International Ltd.\n+ */\n+\n+#ifndef _NITROX_HAL_H_\n+#define _NITROX_HAL_H_\n+\n+#include <rte_cycles.h>\n+#include <rte_byteorder.h>\n+\n+#include \"nitrox_csr.h\"\n+\n+union aqmq_qsz {\n+\tuint64_t u64;\n+\tstruct {\n+#if RTE_BYTE_ORDER == RTE_BIG_ENDIAN\n+\t\tuint64_t raz : 32;\n+\t\tuint64_t host_queue_size : 32;\n+#else\n+\t\tuint64_t host_queue_size : 32;\n+\t\tuint64_t raz : 32;\n+#endif\n+\t} s;\n+};\n+\n+enum nitrox_vf_mode {\n+\tNITROX_MODE_PF = 0x0,\n+\tNITROX_MODE_VF16 = 0x1,\n+\tNITROX_MODE_VF32 = 0x2,\n+\tNITROX_MODE_VF64 = 0x3,\n+\tNITROX_MODE_VF128 = 0x4,\n+};\n+\n+int vf_get_vf_config_mode(uint8_t *bar_addr);\n+int vf_config_mode_to_nr_queues(enum nitrox_vf_mode vf_mode);\n+\n+#endif /* _NITROX_HAL_H_ */\n", "prefixes": [ "v2", "02/10" ] }