get:
Show a patch.

patch:
Update a patch.

put:
Update a patch.

GET /api/patches/54002/?format=api
HTTP 200 OK
Allow: GET, PUT, PATCH, HEAD, OPTIONS
Content-Type: application/json
Vary: Accept

{
    "id": 54002,
    "url": "http://patches.dpdk.org/api/patches/54002/?format=api",
    "web_url": "http://patches.dpdk.org/project/dpdk/patch/20190601182030.8282-2-jerinj@marvell.com/",
    "project": {
        "id": 1,
        "url": "http://patches.dpdk.org/api/projects/1/?format=api",
        "name": "DPDK",
        "link_name": "dpdk",
        "list_id": "dev.dpdk.org",
        "list_email": "dev@dpdk.org",
        "web_url": "http://core.dpdk.org",
        "scm_url": "git://dpdk.org/dpdk",
        "webscm_url": "http://git.dpdk.org/dpdk",
        "list_archive_url": "https://inbox.dpdk.org/dev",
        "list_archive_url_format": "https://inbox.dpdk.org/dev/{}",
        "commit_url_format": ""
    },
    "msgid": "<20190601182030.8282-2-jerinj@marvell.com>",
    "list_archive_url": "https://inbox.dpdk.org/dev/20190601182030.8282-2-jerinj@marvell.com",
    "date": "2019-06-01T18:20:22",
    "name": "[v1,1/9] raw/octeontx2_dma: add build infra and device probe",
    "commit_ref": null,
    "pull_url": null,
    "state": "superseded",
    "archived": true,
    "hash": "46c4e577edde8a77847bc1b2d0ba69aca6f040e8",
    "submitter": {
        "id": 1188,
        "url": "http://patches.dpdk.org/api/people/1188/?format=api",
        "name": "Jerin Jacob Kollanukkaran",
        "email": "jerinj@marvell.com"
    },
    "delegate": null,
    "mbox": "http://patches.dpdk.org/project/dpdk/patch/20190601182030.8282-2-jerinj@marvell.com/mbox/",
    "series": [
        {
            "id": 4846,
            "url": "http://patches.dpdk.org/api/series/4846/?format=api",
            "web_url": "http://patches.dpdk.org/project/dpdk/list/?series=4846",
            "date": "2019-06-01T18:20:21",
            "name": "OCTEON TX2 DMA driver",
            "version": 1,
            "mbox": "http://patches.dpdk.org/series/4846/mbox/"
        }
    ],
    "comments": "http://patches.dpdk.org/api/patches/54002/comments/",
    "check": "fail",
    "checks": "http://patches.dpdk.org/api/patches/54002/checks/",
    "tags": {},
    "related": [],
    "headers": {
        "Return-Path": "<dev-bounces@dpdk.org>",
        "X-Original-To": "patchwork@dpdk.org",
        "Delivered-To": "patchwork@dpdk.org",
        "Received": [
            "from [92.243.14.124] (localhost [127.0.0.1])\n\tby dpdk.org (Postfix) with ESMTP id 38A432F4F;\n\tSat,  1 Jun 2019 20:20:24 +0200 (CEST)",
            "from mx0b-0016f401.pphosted.com (mx0b-0016f401.pphosted.com\n\t[67.231.156.173]) by dpdk.org (Postfix) with ESMTP id 296502F4F\n\tfor <dev@dpdk.org>; Sat,  1 Jun 2019 20:20:23 +0200 (CEST)",
            "from pps.filterd (m0045851.ppops.net [127.0.0.1])\n\tby mx0b-0016f401.pphosted.com (8.16.0.27/8.16.0.27) with SMTP id\n\tx51IKMvQ003601 for <dev@dpdk.org>; Sat, 1 Jun 2019 11:20:22 -0700",
            "from sc-exch01.marvell.com ([199.233.58.181])\n\tby mx0b-0016f401.pphosted.com with ESMTP id 2survk1012-1\n\t(version=TLSv1.2 cipher=ECDHE-RSA-AES256-SHA384 bits=256 verify=NOT)\n\tfor <dev@dpdk.org>; Sat, 01 Jun 2019 11:20:22 -0700",
            "from SC-EXCH01.marvell.com (10.93.176.81) by SC-EXCH01.marvell.com\n\t(10.93.176.81) with Microsoft SMTP Server (TLS) id 15.0.1367.3;\n\tSat, 1 Jun 2019 11:20:20 -0700",
            "from maili.marvell.com (10.93.176.43) by SC-EXCH01.marvell.com\n\t(10.93.176.81) with Microsoft SMTP Server id 15.0.1367.3 via Frontend\n\tTransport; Sat, 1 Jun 2019 11:20:20 -0700",
            "from jerin-lab.marvell.com (jerin-lab.marvell.com [10.28.34.14])\n\tby maili.marvell.com (Postfix) with ESMTP id 0B1E23F703F;\n\tSat,  1 Jun 2019 11:20:19 -0700 (PDT)"
        ],
        "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=marvell.com;\n\th=from : to : cc :\n\tsubject : date : message-id : in-reply-to : references : mime-version\n\t: content-transfer-encoding : content-type; s=pfpt0818;\n\tbh=Izw2sFJHUQfyHxnCln2tXl1/BD78HYg1924M94+YNQA=;\n\tb=ARYyQP/ZjFJHPhjIVW8svfe67XdAP2aPAzrOd1MyjfzzRe2a5rRNimyYTw7Ob2RhenKw\n\t5uI4p8AHOoSEzCxRQ6iK2V0LK7egYORhJ87Ey4pSHletGzMASgiJUFeQ5ibPZ0how+WX\n\tDWgPD828O1cCFzu0yxwSlvjKv76YgDayEJw+/Ute0SdjFegqXoxGO/rXrkE04OT+4iXF\n\tlHh2mOj918FsxPc81k+nmvp4oTeh9sCzFmvtaJ3xv2IwESCrViPLV2coddrymMZoCXu0\n\tk4C/aOaCiJsxBdos5xQNiaSlYpqaOQOWfoJFcCbSmdPKdOPMaOx4/aFMK2Djs7/5EH5l\n\thQ== ",
        "From": "<jerinj@marvell.com>",
        "To": "<dev@dpdk.org>",
        "CC": "<skoteshwar@marvell.com>, Vamsi Attunuru <vattunuru@marvell.com>",
        "Date": "Sat, 1 Jun 2019 23:50:22 +0530",
        "Message-ID": "<20190601182030.8282-2-jerinj@marvell.com>",
        "X-Mailer": "git-send-email 2.21.0",
        "In-Reply-To": "<20190601182030.8282-1-jerinj@marvell.com>",
        "References": "<20190601182030.8282-1-jerinj@marvell.com>",
        "MIME-Version": "1.0",
        "Content-Transfer-Encoding": "8bit",
        "Content-Type": "text/plain",
        "X-Proofpoint-Virus-Version": "vendor=fsecure engine=2.50.10434:, ,\n\tdefinitions=2019-06-01_13:, , signatures=0",
        "Subject": "[dpdk-dev] [PATCH v1 1/9] raw/octeontx2_dma: add build infra and\n\tdevice probe",
        "X-BeenThere": "dev@dpdk.org",
        "X-Mailman-Version": "2.1.15",
        "Precedence": "list",
        "List-Id": "DPDK patches and discussions <dev.dpdk.org>",
        "List-Unsubscribe": "<https://mails.dpdk.org/options/dev>,\n\t<mailto:dev-request@dpdk.org?subject=unsubscribe>",
        "List-Archive": "<http://mails.dpdk.org/archives/dev/>",
        "List-Post": "<mailto:dev@dpdk.org>",
        "List-Help": "<mailto:dev-request@dpdk.org?subject=help>",
        "List-Subscribe": "<https://mails.dpdk.org/listinfo/dev>,\n\t<mailto:dev-request@dpdk.org?subject=subscribe>",
        "Errors-To": "dev-bounces@dpdk.org",
        "Sender": "\"dev\" <dev-bounces@dpdk.org>"
    },
    "content": "From: Satha Rao <skoteshwar@marvell.com>\n\nAdd the make and meson based build infrastructure along\nwith the DMA device probe.\n\nSigned-off-by: Satha Rao <skoteshwar@marvell.com>\nSigned-off-by: Vamsi Attunuru <vattunuru@marvell.com>\n---\n config/common_base                            |   5 +\n drivers/raw/Makefile                          |   1 +\n drivers/raw/meson.build                       |   2 +-\n drivers/raw/octeontx2_dma/Makefile            |  31 ++++++\n drivers/raw/octeontx2_dma/meson.build         |  18 ++++\n drivers/raw/octeontx2_dma/otx2_dpi_rawdev.c   | 102 ++++++++++++++++++\n .../rte_pmd_octeontx2_dma_version.map         |   4 +\n mk/rte.app.mk                                 |   1 +\n 8 files changed, 163 insertions(+), 1 deletion(-)\n create mode 100644 drivers/raw/octeontx2_dma/Makefile\n create mode 100644 drivers/raw/octeontx2_dma/meson.build\n create mode 100644 drivers/raw/octeontx2_dma/otx2_dpi_rawdev.c\n create mode 100644 drivers/raw/octeontx2_dma/rte_pmd_octeontx2_dma_version.map",
    "diff": "diff --git a/config/common_base b/config/common_base\nindex 4a3de0360..62e4cda01 100644\n--- a/config/common_base\n+++ b/config/common_base\n@@ -741,6 +741,11 @@ CONFIG_RTE_LIBRTE_PMD_DPAA2_QDMA_RAWDEV=n\n #\n CONFIG_RTE_LIBRTE_PMD_IFPGA_RAWDEV=y\n \n+#\n+# Compile PMD for octeontx2 DMA device\n+#\n+CONFIG_RTE_LIBRTE_PMD_OCTEONTX2_DMA_RAWDEV=y\n+\n #\n # Compile librte_ring\n #\ndiff --git a/drivers/raw/Makefile b/drivers/raw/Makefile\nindex 8e29b4a56..6af639ba2 100644\n--- a/drivers/raw/Makefile\n+++ b/drivers/raw/Makefile\n@@ -10,5 +10,6 @@ DIRS-$(CONFIG_RTE_LIBRTE_PMD_DPAA2_CMDIF_RAWDEV) += dpaa2_cmdif\n DIRS-$(CONFIG_RTE_LIBRTE_PMD_DPAA2_QDMA_RAWDEV) += dpaa2_qdma\n endif\n DIRS-$(CONFIG_RTE_LIBRTE_PMD_IFPGA_RAWDEV) += ifpga_rawdev\n+DIRS-$(CONFIG_RTE_LIBRTE_PMD_OCTEONTX2_DMA_RAWDEV) += octeontx2_dma\n \n include $(RTE_SDK)/mk/rte.subdir.mk\ndiff --git a/drivers/raw/meson.build b/drivers/raw/meson.build\nindex a61cdccef..00475d651 100644\n--- a/drivers/raw/meson.build\n+++ b/drivers/raw/meson.build\n@@ -1,7 +1,7 @@\n # SPDX-License-Identifier: BSD-3-Clause\n # Copyright 2018 NXP\n \n-drivers = ['skeleton_rawdev', 'dpaa2_cmdif', 'dpaa2_qdma', 'ifpga_rawdev']\n+drivers = ['skeleton_rawdev', 'dpaa2_cmdif', 'dpaa2_qdma', 'ifpga_rawdev', 'octeontx2_dma']\n std_deps = ['rawdev']\n config_flag_fmt = 'RTE_LIBRTE_PMD_@0@_RAWDEV'\n driver_name_fmt = 'rte_pmd_@0@'\ndiff --git a/drivers/raw/octeontx2_dma/Makefile b/drivers/raw/octeontx2_dma/Makefile\nnew file mode 100644\nindex 000000000..7335d0ffa\n--- /dev/null\n+++ b/drivers/raw/octeontx2_dma/Makefile\n@@ -0,0 +1,31 @@\n+# SPDX-License-Identifier: BSD-3-Clause\n+# Copyright(C) 2019 Marvell International Ltd.\n+#\n+\n+include $(RTE_SDK)/mk/rte.vars.mk\n+\n+# library name\n+LIB = librte_pmd_octeontx2_dma.a\n+\n+CFLAGS += -DALLOW_EXPERIMENTAL_API -O3 $(WERROR_FLAGS)\n+CFLAGS += -I$(RTE_SDK)/drivers/common/octeontx2/\n+CFLAGS += -I$(RTE_SDK)/drivers/mempool/octeontx2/\n+CFLAGS += -I$(RTE_SDK)/drivers/raw/octeontx2_dma/\n+LDLIBS += -lrte_eal -lrte_mbuf -lrte_mempool -lrte_ring -lrte_rawdev\n+LDLIBS += -lrte_common_octeontx2 -lrte_kvargs -lrte_bus_pci\n+\n+ifneq ($(CONFIG_RTE_ARCH_64),y)\n+CFLAGS += -Wno-int-to-pointer-cast\n+CFLAGS += -Wno-pointer-to-int-cast\n+endif\n+\n+EXPORT_MAP := rte_pmd_octeontx2_dma_version.map\n+\n+LIBABIVER := 1\n+\n+#\n+# all source are stored in SRCS-y\n+#\n+SRCS-$(CONFIG_RTE_LIBRTE_PMD_OCTEONTX2_DMA_RAWDEV) += otx2_dpi_rawdev.c\n+\n+include $(RTE_SDK)/mk/rte.lib.mk\ndiff --git a/drivers/raw/octeontx2_dma/meson.build b/drivers/raw/octeontx2_dma/meson.build\nnew file mode 100644\nindex 000000000..1281268aa\n--- /dev/null\n+++ b/drivers/raw/octeontx2_dma/meson.build\n@@ -0,0 +1,18 @@\n+# SPDX-License-Identifier: BSD-3-Clause\n+# Copyright(C) 2019 Marvell International Ltd.\n+#\n+\n+deps += ['rawdev', 'ring', 'kvargs', 'bus_pci', 'common_octeontx2', 'mempool_octeontx2']\n+sources = files('otx2_dpi_rawdev.c')\n+\n+extra_flags = []\n+# This integrated controller runs only on a arm64 machine, remove 32bit warnings\n+if not dpdk_conf.get('RTE_ARCH_64')\n+\textra_flags += ['-Wno-int-to-pointer-cast', '-Wno-pointer-to-int-cast']\n+endif\n+\n+foreach flag: extra_flags\n+\tif cc.has_argument(flag)\n+\t\tcflags += flag\n+\tendif\n+endforeach\ndiff --git a/drivers/raw/octeontx2_dma/otx2_dpi_rawdev.c b/drivers/raw/octeontx2_dma/otx2_dpi_rawdev.c\nnew file mode 100644\nindex 000000000..01422c299\n--- /dev/null\n+++ b/drivers/raw/octeontx2_dma/otx2_dpi_rawdev.c\n@@ -0,0 +1,102 @@\n+/* SPDX-License-Identifier: BSD-3-Clause\n+ * Copyright(C) 2019 Marvell International Ltd.\n+ */\n+\n+#include <string.h>\n+#include <unistd.h>\n+\n+#include <rte_bus.h>\n+#include <rte_bus_pci.h>\n+#include <rte_common.h>\n+#include <rte_devargs.h>\n+#include <rte_eal.h>\n+#include <rte_errno.h>\n+#include <rte_log.h>\n+#include <rte_pci.h>\n+#include <rte_per_lcore.h>\n+#include <rte_rawdev.h>\n+#include <rte_rawdev_pmd.h>\n+\n+#include <otx2_mempool.h>\n+\n+static const struct rte_pci_id pci_dma_map[] = {\n+\t{\n+\t\tRTE_PCI_DEVICE(PCI_VENDOR_ID_CAVIUM,\n+\t\t\t       PCI_DEVID_OCTEONTX2_DPI_VF)\n+\t},\n+\t{\n+\t\t.vendor_id = 0,\n+\t},\n+};\n+\n+static int\n+otx2_dpi_rawdev_probe(struct rte_pci_driver *pci_drv __rte_unused,\n+\t\t      struct rte_pci_device *pci_dev)\n+{\n+\tchar name[RTE_RAWDEV_NAME_MAX_LEN];\n+\tstruct rte_rawdev *rawdev;\n+\n+\t/* For secondary processes, the primary has done all the work */\n+\tif (rte_eal_process_type() != RTE_PROC_PRIMARY)\n+\t\treturn 0;\n+\n+\tif (pci_dev->mem_resource[0].addr == NULL) {\n+\t\totx2_dpi_dbg(\"Empty bars %p %p\", pci_dev->mem_resource[0].addr,\n+\t\t\t     pci_dev->mem_resource[2].addr);\n+\t\treturn -ENODEV;\n+\t}\n+\n+\tmemset(name, 0, sizeof(name));\n+\tsnprintf(name, RTE_RAWDEV_NAME_MAX_LEN, \"DPI:%x:%02x.%x\",\n+\t\t pci_dev->addr.bus, pci_dev->addr.devid,\n+\t\t pci_dev->addr.function);\n+\n+\t/* Allocate device structure */\n+\trawdev = rte_rawdev_pmd_allocate(name, 0, rte_socket_id());\n+\tif (rawdev == NULL) {\n+\t\totx2_err(\"Rawdev allocation failed\");\n+\t\treturn -EINVAL;\n+\t}\n+\n+\trawdev->device = &pci_dev->device;\n+\trawdev->driver_name = pci_dev->driver->driver.name;\n+\n+\treturn 0;\n+}\n+\n+static int\n+otx2_dpi_rawdev_remove(struct rte_pci_device *pci_dev)\n+{\n+\tchar name[RTE_RAWDEV_NAME_MAX_LEN];\n+\tstruct rte_rawdev *rawdev;\n+\n+\tif (pci_dev == NULL) {\n+\t\totx2_dpi_dbg(\"Invalid pci_dev of the device!\");\n+\t\treturn -EINVAL;\n+\t}\n+\n+\tmemset(name, 0, sizeof(name));\n+\tsnprintf(name, RTE_RAWDEV_NAME_MAX_LEN, \"DPI:%x:%02x.%x\",\n+\t\t pci_dev->addr.bus, pci_dev->addr.devid,\n+\t\t pci_dev->addr.function);\n+\n+\trawdev = rte_rawdev_pmd_get_named_dev(name);\n+\tif (rawdev == NULL) {\n+\t\totx2_dpi_dbg(\"Invalid device name (%s)\", name);\n+\t\treturn -EINVAL;\n+\t}\n+\n+\t/* rte_rawdev_close is called by pmd_release */\n+\treturn rte_rawdev_pmd_release(rawdev);\n+}\n+\n+static struct rte_pci_driver rte_dpi_rawdev_pmd = {\n+\t.id_table  = pci_dma_map,\n+\t.drv_flags = RTE_PCI_DRV_NEED_MAPPING | RTE_PCI_DRV_IOVA_AS_VA,\n+\t.probe     = otx2_dpi_rawdev_probe,\n+\t.remove    = otx2_dpi_rawdev_remove,\n+};\n+\n+RTE_PMD_REGISTER_PCI(dpi_rawdev_pci_driver, rte_dpi_rawdev_pmd);\n+RTE_PMD_REGISTER_PCI_TABLE(dpi_rawdev_pci_driver, pci_dma_map);\n+RTE_PMD_REGISTER_KMOD_DEP(dpi_rawdev_pci_driver, \"vfio-pci\");\ndiff --git a/drivers/raw/octeontx2_dma/rte_pmd_octeontx2_dma_version.map b/drivers/raw/octeontx2_dma/rte_pmd_octeontx2_dma_version.map\nnew file mode 100644\nindex 000000000..fc8c95e91\n--- /dev/null\n+++ b/drivers/raw/octeontx2_dma/rte_pmd_octeontx2_dma_version.map\n@@ -0,0 +1,4 @@\n+DPDK_19.05 {\n+\n+\tlocal: *;\n+};\ndiff --git a/mk/rte.app.mk b/mk/rte.app.mk\nindex cd89ccfd5..152bd8b14 100644\n--- a/mk/rte.app.mk\n+++ b/mk/rte.app.mk\n@@ -309,6 +309,7 @@ ifeq ($(CONFIG_RTE_LIBRTE_IFPGA_BUS),y)\n _LDLIBS-$(CONFIG_RTE_LIBRTE_PMD_IFPGA_RAWDEV)   += -lrte_pmd_ifpga_rawdev\n _LDLIBS-$(CONFIG_RTE_LIBRTE_IPN3KE_PMD)       += -lrte_pmd_ipn3ke\n endif # CONFIG_RTE_LIBRTE_IFPGA_BUS\n+_LDLIBS-$(CONFIG_RTE_LIBRTE_PMD_OCTEONTX2_DMA_RAWDEV) += -lrte_pmd_octeontx2_dma\n endif # CONFIG_RTE_LIBRTE_RAWDEV\n \n endif # !CONFIG_RTE_BUILD_SHARED_LIBS\n",
    "prefixes": [
        "v1",
        "1/9"
    ]
}