Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/46686/?format=api
{ "id": 46686, "url": "http://patches.dpdk.org/api/patches/46686/?format=api", "web_url": "http://patches.dpdk.org/project/dpdk/patch/20181012100426.29349-8-shreyansh.jain@nxp.com/", "project": { "id": 1, "url": "http://patches.dpdk.org/api/projects/1/?format=api", "name": "DPDK", "link_name": "dpdk", "list_id": "dev.dpdk.org", "list_email": "dev@dpdk.org", "web_url": "http://core.dpdk.org", "scm_url": "git://dpdk.org/dpdk", "webscm_url": "http://git.dpdk.org/dpdk", "list_archive_url": "https://inbox.dpdk.org/dev", "list_archive_url_format": "https://inbox.dpdk.org/dev/{}", "commit_url_format": "" }, "msgid": "<20181012100426.29349-8-shreyansh.jain@nxp.com>", "list_archive_url": "https://inbox.dpdk.org/dev/20181012100426.29349-8-shreyansh.jain@nxp.com", "date": "2018-10-12T10:04:18", "name": "[v3,07/15] bus/fslmc: support 32 enq and deq for LX2 platform", "commit_ref": null, "pull_url": null, "state": "accepted", "archived": true, "hash": "e233064590019611cc394429a9dfeff9efe2ae67", "submitter": { "id": 497, "url": "http://patches.dpdk.org/api/people/497/?format=api", "name": "Shreyansh Jain", "email": "shreyansh.jain@nxp.com" }, "delegate": { "id": 1, "url": "http://patches.dpdk.org/api/users/1/?format=api", "username": "tmonjalo", "first_name": "Thomas", "last_name": "Monjalon", "email": "thomas@monjalon.net" }, "mbox": "http://patches.dpdk.org/project/dpdk/patch/20181012100426.29349-8-shreyansh.jain@nxp.com/mbox/", "series": [ { "id": 1861, "url": "http://patches.dpdk.org/api/series/1861/?format=api", "web_url": "http://patches.dpdk.org/project/dpdk/list/?series=1861", "date": "2018-10-12T10:04:11", "name": "Upgrade DPAA2 FW and other feature/bug fixes", "version": 3, "mbox": "http://patches.dpdk.org/series/1861/mbox/" } ], "comments": "http://patches.dpdk.org/api/patches/46686/comments/", "check": "warning", "checks": "http://patches.dpdk.org/api/patches/46686/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<dev-bounces@dpdk.org>", "X-Original-To": "patchwork@dpdk.org", "Delivered-To": "patchwork@dpdk.org", "Received": [ "from [92.243.14.124] (localhost [127.0.0.1])\n\tby dpdk.org (Postfix) with ESMTP id E50431B4B2;\n\tFri, 12 Oct 2018 12:06:00 +0200 (CEST)", "from EUR01-HE1-obe.outbound.protection.outlook.com\n\t(mail-he1eur01on0079.outbound.protection.outlook.com [104.47.0.79])\n\tby dpdk.org (Postfix) with ESMTP id 223A81B480\n\tfor <dev@dpdk.org>; Fri, 12 Oct 2018 12:05:52 +0200 (CEST)", "from Tophie.ap.freescale.net (14.142.187.166) by\n\tAM0PR04MB4676.eurprd04.prod.outlook.com (2603:10a6:208:75::18) with\n\tMicrosoft SMTP Server (version=TLS1_2,\n\tcipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n\t15.20.1228.25; Fri, 12 Oct 2018 10:05:50 +0000" ], "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=nxp.com; s=selector1;\n\th=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n\tbh=HQWu4qsM4Te95aDN5peAC3n8udnwNJ0TmDUSUSmbGuU=;\n\tb=XxfdOBaAM2rJTmTEPWfkcz1MHwrpBXtnPBlNc+S8k1C8QiYCakDXUCNpoEdR8wniouDrZpOJnLyXcbGNYVLVgoNudlmOqb4pEVO7b8p7T/Rhw0br5z35ITCW8TdxZK3UYOvnZXs8/UOPiWgnSDl0kmRwWYEK5xRmP3OB6QPy9Qk=", "Authentication-Results": "spf=none (sender IP is )\n\tsmtp.mailfrom=shreyansh.jain@nxp.com; ", "From": "Shreyansh Jain <shreyansh.jain@nxp.com>", "To": "thomas@monjalon.net", "Cc": "ferruh.yigit@intel.com, dev@dpdk.org, Nipun Gupta <nipun.gupta@nxp.com>", "Date": "Fri, 12 Oct 2018 15:34:18 +0530", "Message-Id": "<20181012100426.29349-8-shreyansh.jain@nxp.com>", "X-Mailer": "git-send-email 2.17.1", "In-Reply-To": "<20181012100426.29349-1-shreyansh.jain@nxp.com>", "References": "<20180926180440.31726-1-shreyansh.jain@nxp.com>\n\t<20181012100426.29349-1-shreyansh.jain@nxp.com>", "MIME-Version": "1.0", "Content-Type": "text/plain", "X-Originating-IP": "[14.142.187.166]", "X-ClientProxiedBy": "BMXPR01CA0004.INDPRD01.PROD.OUTLOOK.COM\n\t(2603:1096:b00:d::14) To AM0PR04MB4676.eurprd04.prod.outlook.com\n\t(2603:10a6:208:75::18)", "X-MS-PublicTrafficType": "Email", "X-MS-Office365-Filtering-Correlation-Id": "c8c16f80-a9a2-44c5-52ea-08d6302a4a2b", "X-MS-Office365-Filtering-HT": "Tenant", "X-Microsoft-Antispam": "BCL:0; PCL:0;\n\tRULEID:(7020095)(4652040)(8989299)(4534185)(7168020)(4627221)(201703031133081)(201702281549075)(8990200)(5600074)(711020)(4618075)(2017052603328)(7153060)(7193020);\n\tSRVR:AM0PR04MB4676; ", "X-Microsoft-Exchange-Diagnostics": [ "1; AM0PR04MB4676;\n\t3:elNmdSv4dAbySx0ae0EnNLDo6FfLbF+YVtQk4C2tb6cBcgmqjIS8lQJ+Gh2JdUnad3wETm05Dhp0nnGkEov9c7FwwetT/gBfrMBtix5iqQpaHL2SOBVGhwmX6VUXblqXsEZsc0yxg7FOLHcTo3PkJ/gs+2TjC/l6uI0/WWrl7S1zXupDSXNBec1+yTX/FwzhhEv0DD4LBp1hdNoIiQJ+HnT4vMG+8dI5YcHnljUY6e+v1GCXSfn41hyy6wwfb1eM;\n\t25:lKT/T8YC6VOQR0ckXmJWF+3tp+87/LU/5ax2bcs7UyF3l5htH5oFbyJJ+uSlleSY0BGo2o6U/WUNs1WRv6MItg5+heGd3nI1l0zsucXs6xy7lq+I+eljNUdUDjFaXfVe7GO9DGhUYpB9DXdGiEQGguPn+85WbYiQuGD1KkVRGJJxR87NZoVFciEHDyQbAvscVMM4/8JG4ophPt5sUxxgPnAYDazElgSuBZa/GvRVmZ5i9ELylcGX+GaEm7gvctx9SezaNEg3h/uYFVMtyoCjExY35plNzOkvsH1FGDntJc6hjjqKYXsXlXhItpY7zBE0kRNJw9JfrZs6oSf63L9Vhg==;\n\t31:Yr0A/1Wb3F5YkTehAY1ZqDQ4saXTntL/jP6RLfpaIvtWAY3WhWmQxaiDRnXWVg5IPB/VZMqaXhjgm2fz9jJjoJTx6anMUsp92bzkzJPIU4+DBBu+S7sH8zRNtfMwLmF2aZHYGXDmKOtuW8tASwfZv6T/RFqNitB0wcWWLzkrlxktnb9GmNxvi0UNBGQIS0JZp9BRAvIOcb/2O1aboSUwTFb+GZwPL7qSvFqjz+YLano=", "1; AM0PR04MB4676;\n\t20:TnhjeRw4PQQEcjCMpHDdRs+Dj4EsKzjovwKAVwJNdbrze2JdNDACSwJxGkqA+ivbc9yVxwtZkcDLacZwL4CH8EoX6GQntZnjXCNKvkkqMsBjHlN42Vd7D4t23HskmVMzg0Axg1RYGaXsmnieCDUnRuLF/j7KMJtqxg+WtfB0tf/kzXjF0P3oY0j0VrFt0acXkOOh3/hVNsDgDwlgPH9GVdTDWiTb3MjATI7qvQkUFAH98wPMlaHEKxtJz4Szc1GxJaM8V3p2Bz3SEWtk+7QG0+zQmvY3ypxCtEntq0TJRSobjSiBJl4mc2zmtaYE80RxfftB/uXar1RYz2FcAlpZpkRRbf9R8qxUB65dKCdHSREG695nGTgJNMq5RJuXtxmHxExgQalirKd9QSQQIYCznEkyJpHFZn6ZX1pGn1b/5pa8GVMu/z2ebfyL/3i/dnqmmXMHxOxKCv/26pQrZcpGi5Ijon8t7P6vfj6J72qzcBhzXFkH1tE+I70rxp7asXJy;\n\t4:GF0/U+Irdxq2n6+boSgOin7xe95Aj5qURCzw4hmZ5Hw4u1zG6rLPgGwI57CEWAGGo+UnwLRhPNdbV/OM294fWvzo7fSce6FrAN+1QtMukDu85Jx963GwjDmVQCMaB83C54WXbGj6DlidaMRmCv1GF2Camx7dpq5sLk62vpsKynlajPzB/v8wcZUEz1E502g8ZSOqbdOt+C0kpFxbSSOg2zOBQJv32SOQw19M7Cbhg0WPSf0TlbwqKq90QcL+w5PSjlbbdhsB7BoOx98ip/UzQHbG15/1nJOkjKnZYP3Ovp6bpXAnVtCNu2xF5CCG6b86lttaJPhaeAu4EpQnRy1BOeNEMAXjextNbPldIswL618=", "=?us-ascii?Q?1; AM0PR04MB4676;\n\t23:SkdHJHwW48RoV9UFf1Z5Ti2mS3rUaQaBGtqVkxqKD?=\n\tPSRgzrDWq2eLG42exCnzpj0NKbqy8bLiI640Js2Fp0RmzFDj8GI/9dq1dh2CrS+21uMR/2Mfm2sZPs/YkDGNVLi/0n7KH+jsMI70uXl5kNDtaadv6Fpebi3RwvC27bWyZTzyMDr8mF3d0n3NDXBvpoiv6AAa6wblIxz4zA93L8dDvXZnmDukN7KE5ppfui1mePEXQWCTZ2neKOILssIiW1si0mOk/4NzEbCaZfRludZPtRio4N0fcRwEryOUM4rQWaSsIwkfSrBKX5Vz2rHoiJNWxkJdF9qnTadl3CHsxr7S9FDDP/b4KdpU0dPsNSKjJHlJobStDv4uKx277hS3K9odq9oqlHedLG2qsb6PyFhjzP6qe29meCgOEguuoBMmiDdBNFwLhS5RR5h+IIVm51uLPC+jluoYuExUWJMkM4G/AG6SLxX4iRp0ivlSWsGVe3ad9JCJcPgpHoH+E6wTtbc2p4AX7GEkWj8H5H4KMapWLawwhQrBGM88Ukae3hm7zFUh+U0286R0uTLBwrD6BU4qi0yh0roPP+O3jdJ9JTquEd6A1JDyNJS5+m7AHWdWcMEXyfTMDoiXe6oj1kL6YUpC9Oe7H9VIbDVNKRvkulAAv7qggHIWuQ1AGAXGba2XPo+75hSMIYDCzo35DPSyInVw7tULW8/1YyKD20ji+I0eLqDexPCDOCgW6u6uh00856WLaV68JRc/iwLzYsdGNdAZlx3M1BFS1mpnkz9JA+wsjgtkqYQH+jXAUIqFw6XoEsS8wMDEypWZzAOreA2tG/I68aF57c64l2V7K3wDfEDoYcKKCanwkpfBsMBnziTJTNse6H4R/sfnLDEWeEsE3Vel8uyMFg3sC8VlVLEzB1hUfNdr+evUFv4AnPbJ6NdMm1LbmwRAXZuVxUmi9iYKDbwrSb0XdGxok6NQhGNp9o1rmOJigxuCHTyAeX1NiO7Yoo5zFXkkRKNAmi0ePb/FP0oZatEJuFg9YFDxx73fGfllQmXsuCb4NGPiEwGBt6YTbHYTDnJDGCfQGduC/8PEXLpwfWccBQwgP2sBZnT7VvT/QSROoUObpCtLXFdEUXommn0iCE4WDA4vv1AANa+qrIT9nxMLU91vKjc1INIxHYlQUngb/TZs+HxmTVOfuJ6/Kyz0a//2TzqA0b6VmFIFmB18XbLc0ORs3SDp9NNk949Ur+vmfMwwu0pAiKnLXIVZ2/iXjBu8WOHlCRPEN9DL3QSQbDMsAEaWyZJGQysr3wUt0uCsMlG2lA9bsUpkUumAALUTAxiIk13UwqmzcyhfywDaIhE/EjyurBdtnVkU6jv1g==", "1; AM0PR04MB4676;\n\t6:1hIiAnXpVepEEEjQ4iHZnlDmnwPioRR05ni4EMhWIk0SlxBOd94eKF1bkbYwvacNgMwgvbGWTXRrjZJfr6IAbwkcBued8b+rBKgbUOANNW2p5r7y6O/6AEOAUmtou0uC5JWje9Pc2v9QQarhA4DiIjMCM8hhjDvEDfIUmcePJlmONR5WfLMA3w59L/bsesQ8b+JNzHDbpVj0flgGu1/lbdjXjGdDw1SXNCd/+GbKtRnBigDFss3fs36bHo3WCDTWmzk1N76Vd8z1jUjj6sBS9By4NN9hoJRIkizlUKoRLDoBbXIi9RteYV5oSYnxsqH8pMp38mul+rFuFjfcX0aOrihAQSWxwILIsEwY2bWYPSdFMfqzzhjdUto4TJ40qLQ6XpTxb20IeLsQGeMkqF4g3+ZcTKGC1GLeUBdCG19aSlSn3veKXun3jurDZd/I/IpwqRS1/YjmdFXawASM08SIPw==;\n\t5:2b1XkOuUR36ocALdhdpy3kGM8ehl6f6UShTNlQqc96PmS7kKqjYg/KM6fKQ92YPuSdlPxAxLxNVDGBUNtV9uNVlL1ebwNaq8KM8ccD4N3jToJw4HlhOd3duWe8axBLY+ulodGU+48PUw12IIZ/ldkhubtS8lQKnlU36v47AMgmU=;\n\t7:KhSp34WA0J/Q+YYYUeYcU/rVSqewotGupBDvYx3VCst45S9drCdag1Wi/vCk6NPQoara33ZR+DWkM/Y1rSiKvR5ymNlqcvn2WHnREjqgZNJaLZsIf8m+4Vv+XyAFyRHWsujD9QfqxFtcgkWeMKXENRW1gZ8GBS0kSd9SdyVpeyi2MAw2cZ74auvTazxJ/9QPfckSebUozdJRBq7JfP2t5nfZQuMk6pE9O+KLNMjmHXb6kcJvnaU8V8fKdLQhXx6A" ], "X-MS-TrafficTypeDiagnostic": "AM0PR04MB4676:", "X-Microsoft-Antispam-PRVS": "<AM0PR04MB4676EA30B83D68EAB2A16CF990E20@AM0PR04MB4676.eurprd04.prod.outlook.com>", "X-Exchange-Antispam-Report-Test": "UriScan:(185117386973197)(275809806118684); ", "X-MS-Exchange-SenderADCheck": "1", "X-Exchange-Antispam-Report-CFA-Test": "BCL:0; PCL:0;\n\tRULEID:(8211001083)(6040522)(2401047)(5005006)(8121501046)(93006095)(93001095)(10201501046)(3002001)(3231355)(944501410)(52105095)(6055026)(149066)(150057)(6041310)(20161123558120)(20161123562045)(20161123564045)(20161123560045)(201703131423095)(201702281528075)(20161123555045)(201703061421075)(201703061406153)(201708071742011)(7699051);\n\tSRVR:AM0PR04MB4676; BCL:0; PCL:0; RULEID:; SRVR:AM0PR04MB4676; ", "X-Forefront-PRVS": "0823A5777B", "X-Forefront-Antispam-Report": "SFV:NSPM;\n\tSFS:(10009020)(376002)(396003)(346002)(366004)(136003)(39860400002)(199004)(189003)(2906002)(52116002)(16526019)(14444005)(53936002)(8676002)(478600001)(186003)(386003)(446003)(105586002)(7736002)(106356001)(6512007)(6116002)(86362001)(3846002)(81156014)(50226002)(68736007)(1076002)(47776003)(5660300001)(6506007)(8936002)(78486009)(36756003)(316002)(26005)(66066001)(6666004)(25786009)(55236004)(81166006)(11346002)(48376002)(76176011)(44832011)(2361001)(956004)(51416003)(2616005)(97736004)(1006002)(50466002)(486006)(476003)(305945005)(16586007)(6916009)(4326008)(6486002)(2351001)(110426005);\n\tDIR:OUT; SFP:1101; SCL:1; SRVR:AM0PR04MB4676;\n\tH:Tophie.ap.freescale.net; FPR:; \n\tSPF:None; LANG:en; PTR:InfoNoRecords; A:1; MX:1; ", "Received-SPF": "None (protection.outlook.com: nxp.com does not designate\n\tpermitted sender hosts)", "X-Microsoft-Antispam-Message-Info": "AaXoRGVj/mFluf92tSC0XxAUyVAfmVCjGSFzkz/uk1DE2OaNejxTt9gK038XROrHyqmX1QlmM+uZCtjnbKpA57M7VX1o6dp9kip1CDxYRLsxDtb6Rd0TwD8fO7nNxXYAXY8sQZoqp0kk9Z597tI9wQH0GMBdd+miO6RlLT3iwggUrwoFK3MS45odKBeedAd/Vrn8ZaSY63E9tqIFv3biohRdjqmggJhqAkBbN3xbUBx/sQyPp0kie7+kA85qzuxlBHbPAERkO6FVmhyQuj6WzlwInlW9ajAgKQ+wbTI0gE+TKmG3dJXwi0FDKTatMwWsdXE2MUAKJqfY3Oz7l7eK+I4VUBTfwvnDFN6/HONcG/w=", "SpamDiagnosticOutput": "1:99", "SpamDiagnosticMetadata": "NSPM", "X-OriginatorOrg": "nxp.com", "X-MS-Exchange-CrossTenant-OriginalArrivalTime": "12 Oct 2018 10:05:50.0759\n\t(UTC)", "X-MS-Exchange-CrossTenant-Network-Message-Id": "c8c16f80-a9a2-44c5-52ea-08d6302a4a2b", "X-MS-Exchange-CrossTenant-FromEntityHeader": "Hosted", "X-MS-Exchange-CrossTenant-Id": "686ea1d3-bc2b-4c6f-a92c-d99c5c301635", "X-MS-Exchange-Transport-CrossTenantHeadersStamped": "AM0PR04MB4676", "Subject": "[dpdk-dev] [PATCH v3 07/15] bus/fslmc: support 32 enq and deq for\n\tLX2 platform", "X-BeenThere": "dev@dpdk.org", "X-Mailman-Version": "2.1.15", "Precedence": "list", "List-Id": "DPDK patches and discussions <dev.dpdk.org>", "List-Unsubscribe": "<https://mails.dpdk.org/options/dev>,\n\t<mailto:dev-request@dpdk.org?subject=unsubscribe>", "List-Archive": "<http://mails.dpdk.org/archives/dev/>", "List-Post": "<mailto:dev@dpdk.org>", "List-Help": "<mailto:dev-request@dpdk.org?subject=help>", "List-Subscribe": "<https://mails.dpdk.org/listinfo/dev>,\n\t<mailto:dev-request@dpdk.org?subject=subscribe>", "Errors-To": "dev-bounces@dpdk.org", "Sender": "\"dev\" <dev-bounces@dpdk.org>" }, "content": "From: Nipun Gupta <nipun.gupta@nxp.com>\n\nLX2 can support upto 32 frames in one hw pull request.\n\nSigned-off-by: Nipun Gupta <nipun.gupta@nxp.com>\n---\n drivers/bus/fslmc/portal/dpaa2_hw_dpio.c | 17 ++++++++++++++--\n drivers/bus/fslmc/portal/dpaa2_hw_dpio.h | 4 ++++\n drivers/bus/fslmc/portal/dpaa2_hw_pvt.h | 22 ++++++++++++++++-----\n drivers/bus/fslmc/rte_bus_fslmc_version.map | 2 ++\n drivers/crypto/dpaa2_sec/dpaa2_sec_dpseci.c | 7 ++++---\n drivers/event/dpaa2/dpaa2_eventdev.c | 4 ++--\n drivers/net/dpaa2/dpaa2_rxtx.c | 8 ++++----\n 7 files changed, 48 insertions(+), 16 deletions(-)", "diff": "diff --git a/drivers/bus/fslmc/portal/dpaa2_hw_dpio.c b/drivers/bus/fslmc/portal/dpaa2_hw_dpio.c\nindex 76f80b951..ce0699842 100644\n--- a/drivers/bus/fslmc/portal/dpaa2_hw_dpio.c\n+++ b/drivers/bus/fslmc/portal/dpaa2_hw_dpio.c\n@@ -53,6 +53,11 @@ static uint32_t io_space_count;\n /* Variable to store DPAA2 platform type */\n uint32_t dpaa2_svr_family;\n \n+/* Variable to store DPAA2 DQRR size */\n+uint8_t dpaa2_dqrr_size;\n+/* Variable to store DPAA2 EQCR size */\n+uint8_t dpaa2_eqcr_size;\n+\n /*Stashing Macros default for LS208x*/\n static int dpaa2_core_cluster_base = 0x04;\n static int dpaa2_cluster_sz = 2;\n@@ -125,7 +130,7 @@ static void dpaa2_affine_dpio_intr_to_respective_core(int32_t dpio_id)\n \t\t cpu_mask, token);\n \tret = system(command);\n \tif (ret < 0)\n-\t\tDPAA2_BUS_WARN(\n+\t\tDPAA2_BUS_DEBUG(\n \t\t\t\"Failed to affine interrupts on respective core\");\n \telse\n \t\tDPAA2_BUS_DEBUG(\" %s command is executed\", command);\n@@ -409,6 +414,14 @@ dpaa2_create_dpio_device(int vdev_fd,\n \t\t\tDPAA2_BUS_DEBUG(\"LX2160 Platform Detected\");\n \t\t}\n \t\tdpaa2_svr_family = (mc_plat_info.svr & 0xffff0000);\n+\n+\t\tif (dpaa2_svr_family == SVR_LX2160A) {\n+\t\t\tdpaa2_dqrr_size = DPAA2_LX2_DQRR_RING_SIZE;\n+\t\t\tdpaa2_eqcr_size = DPAA2_LX2_EQCR_RING_SIZE;\n+\t\t} else {\n+\t\t\tdpaa2_dqrr_size = DPAA2_DQRR_RING_SIZE;\n+\t\t\tdpaa2_eqcr_size = DPAA2_EQCR_RING_SIZE;\n+\t\t}\n \t}\n \n \tif (dpaa2_svr_family == SVR_LX2160A)\n@@ -492,7 +505,7 @@ dpaa2_alloc_dq_storage(struct queue_storage_info_t *q_storage)\n \n \tfor (i = 0; i < NUM_DQS_PER_QUEUE; i++) {\n \t\tq_storage->dq_storage[i] = rte_malloc(NULL,\n-\t\t\tDPAA2_DQRR_RING_SIZE * sizeof(struct qbman_result),\n+\t\t\tdpaa2_dqrr_size * sizeof(struct qbman_result),\n \t\t\tRTE_CACHE_LINE_SIZE);\n \t\tif (!q_storage->dq_storage[i])\n \t\t\tgoto fail;\ndiff --git a/drivers/bus/fslmc/portal/dpaa2_hw_dpio.h b/drivers/bus/fslmc/portal/dpaa2_hw_dpio.h\nindex d593eea74..462501a2e 100644\n--- a/drivers/bus/fslmc/portal/dpaa2_hw_dpio.h\n+++ b/drivers/bus/fslmc/portal/dpaa2_hw_dpio.h\n@@ -30,6 +30,10 @@ RTE_DECLARE_PER_LCORE(struct dpaa2_io_portal_t, _dpaa2_io);\n \n /* Variable to store DPAA2 platform type */\n extern uint32_t dpaa2_svr_family;\n+/* Variable to store DPAA2 DQRR size */\n+extern uint8_t dpaa2_dqrr_size;\n+/* Variable to store DPAA2 EQCR size */\n+extern uint8_t dpaa2_eqcr_size;\n \n extern struct dpaa2_io_portal_t dpaa2_io_portal[RTE_MAX_LCORE];\n \ndiff --git a/drivers/bus/fslmc/portal/dpaa2_hw_pvt.h b/drivers/bus/fslmc/portal/dpaa2_hw_pvt.h\nindex f2eebe65d..ec8f42806 100644\n--- a/drivers/bus/fslmc/portal/dpaa2_hw_pvt.h\n+++ b/drivers/bus/fslmc/portal/dpaa2_hw_pvt.h\n@@ -1,7 +1,7 @@\n /* SPDX-License-Identifier: BSD-3-Clause\n *\n * Copyright (c) 2016 Freescale Semiconductor, Inc. All rights reserved.\n- * Copyright 2016 NXP\n+ * Copyright 2016-2018 NXP\n *\n */\n \n@@ -31,11 +31,23 @@\n #define VLAN_TAG_SIZE 4 /** < Vlan Header Length */\n #endif\n \n-#define MAX_TX_RING_SLOTS\t8\n-\t/** <Maximum number of slots available in TX ring*/\n+/* Maximum number of slots available in TX ring */\n+#define MAX_TX_RING_SLOTS\t\t\t32\n \n-#define DPAA2_DQRR_RING_SIZE\t16\n-\t/** <Maximum number of slots available in RX ring*/\n+/* Maximum number of slots available in RX ring */\n+#define DPAA2_EQCR_RING_SIZE\t\t8\n+/* Maximum number of slots available in RX ring on LX2 */\n+#define DPAA2_LX2_EQCR_RING_SIZE\t32\n+\n+/* Maximum number of slots available in RX ring */\n+#define DPAA2_DQRR_RING_SIZE\t\t16\n+/* Maximum number of slots available in RX ring on LX2 */\n+#define DPAA2_LX2_DQRR_RING_SIZE\t32\n+\n+/* EQCR shift to get EQCR size (2 >> 3) = 8 for LS2/LS2 */\n+#define DPAA2_EQCR_SHIFT\t\t3\n+/* EQCR shift to get EQCR size for LX2 (2 >> 5) = 32 for LX2 */\n+#define DPAA2_LX2_EQCR_SHIFT\t\t5\n \n #define DPAA2_SWP_CENA_REGION\t\t0\n #define DPAA2_SWP_CINH_REGION\t\t1\ndiff --git a/drivers/bus/fslmc/rte_bus_fslmc_version.map b/drivers/bus/fslmc/rte_bus_fslmc_version.map\nindex 8717373dd..dcc4e082e 100644\n--- a/drivers/bus/fslmc/rte_bus_fslmc_version.map\n+++ b/drivers/bus/fslmc/rte_bus_fslmc_version.map\n@@ -121,6 +121,8 @@ DPDK_18.05 {\n DPDK_18.11 {\n \tglobal:\n \n+\tdpaa2_dqrr_size;\n+\tdpaa2_eqcr_size;\n \tdpci_get_link_state;\n \tdpci_get_opr;\n \tdpci_get_peer_attributes;\ndiff --git a/drivers/crypto/dpaa2_sec/dpaa2_sec_dpseci.c b/drivers/crypto/dpaa2_sec/dpaa2_sec_dpseci.c\nindex ee95c2b7c..3e51b9e3f 100644\n--- a/drivers/crypto/dpaa2_sec/dpaa2_sec_dpseci.c\n+++ b/drivers/crypto/dpaa2_sec/dpaa2_sec_dpseci.c\n@@ -1237,7 +1237,8 @@ dpaa2_sec_enqueue_burst(void *qp, struct rte_crypto_op **ops,\n \tswp = DPAA2_PER_LCORE_PORTAL;\n \n \twhile (nb_ops) {\n-\t\tframes_to_send = (nb_ops >> 3) ? MAX_TX_RING_SLOTS : nb_ops;\n+\t\tframes_to_send = (nb_ops > dpaa2_eqcr_size) ?\n+\t\t\tdpaa2_eqcr_size : nb_ops;\n \n \t\tfor (loop = 0; loop < frames_to_send; loop++) {\n \t\t\t/*Clear the unused FD fields before sending*/\n@@ -1396,8 +1397,8 @@ dpaa2_sec_dequeue_burst(void *qp, struct rte_crypto_op **ops,\n \n \tqbman_pull_desc_clear(&pulldesc);\n \tqbman_pull_desc_set_numframes(&pulldesc,\n-\t\t\t\t (nb_ops > DPAA2_DQRR_RING_SIZE) ?\n-\t\t\t\t DPAA2_DQRR_RING_SIZE : nb_ops);\n+\t\t\t\t (nb_ops > dpaa2_dqrr_size) ?\n+\t\t\t\t dpaa2_dqrr_size : nb_ops);\n \tqbman_pull_desc_set_fq(&pulldesc, fqid);\n \tqbman_pull_desc_set_storage(&pulldesc, dq_storage,\n \t\t\t\t (dma_addr_t)DPAA2_VADDR_TO_IOVA(dq_storage),\ndiff --git a/drivers/event/dpaa2/dpaa2_eventdev.c b/drivers/event/dpaa2/dpaa2_eventdev.c\nindex 24df8d7f3..d9a33a266 100644\n--- a/drivers/event/dpaa2/dpaa2_eventdev.c\n+++ b/drivers/event/dpaa2/dpaa2_eventdev.c\n@@ -109,8 +109,8 @@ dpaa2_eventdev_enqueue_burst(void *port, const struct rte_event ev[],\n \tevq_info = &dpaa2_portal->evq_info[queue_id];\n \n \twhile (nb_events) {\n-\t\tframes_to_send = (nb_events >> 3) ?\n-\t\t\tMAX_TX_RING_SLOTS : nb_events;\n+\t\tframes_to_send = (nb_events > dpaa2_eqcr_size) ?\n+\t\t\tdpaa2_eqcr_size : nb_events;\n \n \t\tfor (loop = 0; loop < frames_to_send; loop++) {\n \t\t\tconst struct rte_event *event = &ev[num_tx + loop];\ndiff --git a/drivers/net/dpaa2/dpaa2_rxtx.c b/drivers/net/dpaa2/dpaa2_rxtx.c\nindex ef109a621..89cfd2929 100644\n--- a/drivers/net/dpaa2/dpaa2_rxtx.c\n+++ b/drivers/net/dpaa2/dpaa2_rxtx.c\n@@ -1,7 +1,7 @@\n /* SPDX-License-Identifier: BSD-3-Clause\n *\n * Copyright (c) 2016 Freescale Semiconductor, Inc. All rights reserved.\n- * Copyright 2016 NXP\n+ * Copyright 2016-2018 NXP\n *\n */\n \n@@ -476,8 +476,7 @@ dpaa2_dev_prefetch_rx(void *queue, struct rte_mbuf **bufs, uint16_t nb_pkts)\n \t\t}\n \t}\n \tswp = DPAA2_PER_LCORE_ETHRX_PORTAL;\n-\tpull_size = (nb_pkts > DPAA2_DQRR_RING_SIZE) ?\n-\t\t\t\t\t DPAA2_DQRR_RING_SIZE : nb_pkts;\n+\tpull_size = (nb_pkts > dpaa2_dqrr_size) ? dpaa2_dqrr_size : nb_pkts;\n \tif (unlikely(!q_storage->active_dqs)) {\n \t\tq_storage->toggle = 0;\n \t\tdq_storage = q_storage->dq_storage[q_storage->toggle];\n@@ -699,7 +698,8 @@ dpaa2_dev_tx(void *queue, struct rte_mbuf **bufs, uint16_t nb_pkts)\n \t\t\t\tgoto skip_tx;\n \t\t}\n \n-\t\tframes_to_send = (nb_pkts >> 3) ? MAX_TX_RING_SLOTS : nb_pkts;\n+\t\tframes_to_send = (nb_pkts > dpaa2_eqcr_size) ?\n+\t\t\tdpaa2_eqcr_size : nb_pkts;\n \n \t\tfor (loop = 0; loop < frames_to_send; loop++) {\n \t\t\tif ((*bufs)->seqn) {\n", "prefixes": [ "v3", "07/15" ] }