Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/46338/?format=api
{ "id": 46338, "url": "http://patches.dpdk.org/api/patches/46338/?format=api", "web_url": "http://patches.dpdk.org/project/dpdk/patch/1539076076-19786-18-git-send-email-anoob.joseph@caviumnetworks.com/", "project": { "id": 1, "url": "http://patches.dpdk.org/api/projects/1/?format=api", "name": "DPDK", "link_name": "dpdk", "list_id": "dev.dpdk.org", "list_email": "dev@dpdk.org", "web_url": "http://core.dpdk.org", "scm_url": "git://dpdk.org/dpdk", "webscm_url": "http://git.dpdk.org/dpdk", "list_archive_url": "https://inbox.dpdk.org/dev", "list_archive_url_format": "https://inbox.dpdk.org/dev/{}", "commit_url_format": "" }, "msgid": "<1539076076-19786-18-git-send-email-anoob.joseph@caviumnetworks.com>", "list_archive_url": "https://inbox.dpdk.org/dev/1539076076-19786-18-git-send-email-anoob.joseph@caviumnetworks.com", "date": "2018-10-09T09:07:50", "name": "[v4,17/23] common/cpt: support kasumi", "commit_ref": null, "pull_url": null, "state": "accepted", "archived": true, "hash": "0575285a961eeb0de4aaca9a9b158c0bf63d1ea2", "submitter": { "id": 893, "url": "http://patches.dpdk.org/api/people/893/?format=api", "name": "Anoob Joseph", "email": "anoob.joseph@caviumnetworks.com" }, "delegate": { "id": 6690, "url": "http://patches.dpdk.org/api/users/6690/?format=api", "username": "akhil", "first_name": "akhil", "last_name": "goyal", "email": "gakhil@marvell.com" }, "mbox": "http://patches.dpdk.org/project/dpdk/patch/1539076076-19786-18-git-send-email-anoob.joseph@caviumnetworks.com/mbox/", "series": [ { "id": 1770, "url": "http://patches.dpdk.org/api/series/1770/?format=api", "web_url": "http://patches.dpdk.org/project/dpdk/list/?series=1770", "date": "2018-10-09T09:07:33", "name": "Adding Cavium's OCTEON TX crypto PMD", "version": 4, "mbox": "http://patches.dpdk.org/series/1770/mbox/" } ], "comments": "http://patches.dpdk.org/api/patches/46338/comments/", "check": "fail", "checks": "http://patches.dpdk.org/api/patches/46338/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<dev-bounces@dpdk.org>", "X-Original-To": "patchwork@dpdk.org", "Delivered-To": "patchwork@dpdk.org", "Received": [ "from [92.243.14.124] (localhost [127.0.0.1])\n\tby dpdk.org (Postfix) with ESMTP id 5EAC11B2AE;\n\tTue, 9 Oct 2018 11:09:52 +0200 (CEST)", "from NAM03-DM3-obe.outbound.protection.outlook.com\n\t(mail-dm3nam03on0049.outbound.protection.outlook.com [104.47.41.49])\n\tby dpdk.org (Postfix) with ESMTP id DE7971B216\n\tfor <dev@dpdk.org>; Tue, 9 Oct 2018 11:09:50 +0200 (CEST)", "from ajoseph83.caveonetworks.com.com (115.113.156.2) by\n\tBN7PR07MB4897.namprd07.prod.outlook.com (2603:10b6:406:ef::26) with\n\tMicrosoft SMTP Server (version=TLS1_2,\n\tcipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n\t15.20.1207.28; Tue, 9 Oct 2018 09:09:45 +0000" ], "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n\td=CAVIUMNETWORKS.onmicrosoft.com; s=selector1-cavium-com;\n\th=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n\tbh=szilEeRoXaEBvq5V6qEUVHHmGTUY2ZkkiD+lXcfmbqo=;\n\tb=iKDrT0I3zmLcAIP/ZG2ZKkY1/uvSp7Okt/BvkkVJBWo7nrRWeP4fGku/6YrUNhMokHomSLZZ+LS7Xrqht+YA7kpBdP/Mc3v4uh9HfSjr8MSKcSgdEtbj3jfgYhXAeE6Wh+AYbMZYkVesySDieBgSDtqVtcB0S7OwPEBXIgcDkVk=", "Authentication-Results": "spf=none (sender IP is )\n\tsmtp.mailfrom=Anoob.Joseph@cavium.com; ", "From": "Anoob Joseph <anoob.joseph@caviumnetworks.com>", "To": "Akhil Goyal <akhil.goyal@nxp.com>,\n\tPablo de Lara <pablo.de.lara.guarch@intel.com>,\n\tThomas Monjalon <thomas@monjalon.net>", "Cc": "Srisivasubramanian S <ssrinivasan@caviumnetworks.com>,\n\tJerin Jacob <jerin.jacob@caviumnetworks.com>,\n\tNarayana Prasad <narayanaprasad.athreya@caviumnetworks.com>,\n\tAnkur Dwivedi <ankur.dwivedi@caviumnetworks.com>,\n\tAnoob Joseph <anoob.joseph@caviumnetworks.com>,\n\tMurthy NSSR <nidadavolu.murthy@caviumnetworks.com>,\n\tNithin Dabilpuram <nithin.dabilpuram@caviumnetworks.com>,\n\tRagothaman Jayaraman <rjayaraman@caviumnetworks.com>,\n\tTejasree Kondoj <kondoj.tejasree@caviumnetworks.com>, dev@dpdk.org", "Date": "Tue, 9 Oct 2018 14:37:50 +0530", "Message-Id": "<1539076076-19786-18-git-send-email-anoob.joseph@caviumnetworks.com>", "X-Mailer": "git-send-email 2.7.4", "In-Reply-To": "<1539076076-19786-1-git-send-email-anoob.joseph@caviumnetworks.com>", "References": "<1538744363-30340-1-git-send-email-anoob.joseph@caviumnetworks.com>\n\t<1539076076-19786-1-git-send-email-anoob.joseph@caviumnetworks.com>", "MIME-Version": "1.0", "Content-Type": "text/plain", "X-Originating-IP": "[115.113.156.2]", "X-ClientProxiedBy": "PN1PR0101CA0004.INDPRD01.PROD.OUTLOOK.COM\n\t(2603:1096:c00:e::14) To BN7PR07MB4897.namprd07.prod.outlook.com\n\t(2603:10b6:406:ef::26)", "X-MS-PublicTrafficType": "Email", "X-MS-Office365-Filtering-Correlation-Id": "626b1360-1963-4623-3c78-08d62dc6f729", "X-Microsoft-Antispam": "BCL:0; PCL:0;\n\tRULEID:(7020095)(4652040)(8989299)(4534185)(7168020)(4627221)(201703031133081)(201702281549075)(8990200)(5600074)(711020)(2017052603328)(7153060)(7193020);\n\tSRVR:BN7PR07MB4897; ", "X-Microsoft-Exchange-Diagnostics": [ "1; BN7PR07MB4897;\n\t3:40y30N6MwXKn0RegJoQ9mw1CBnf/FEm3NI58mRRm6E4xYT/oXSVlk8xjrlcDbCQ1drpxdnc5OgIaP2oVI2ywLeEuQDA9sF/XhusPpMJkeX3nCMe5dR4gwL3f8UTiqLzP+tzld41TAIUI5ZAu3cwRvqmilXk0h4V8zNMtIglkGUO+v33LxKKxRJilFw44fry1KtcRj6QP9CR3KH2vdWXkQzSjVsNqk1lF4wmtSfY0Wu1gsz4Yiw81aVFxItqhcnfU;\n\t25:RiLF2to5lLjc585ir4IOhFnn8uM5k8uMsSuST8fakEDl0jWUkB5RLekcqcBuYSVY/gfMJY6wDuTj/+rf++XsJDJhJyQU7pMDXlMk8QKPE9hBfPWA8XCtR15Lt/YZ5n+Vl0/JjpBS06ur8WHq5BHK5s0jGyv4Te79xk0aNugZiYK0oSFO8SNFh0tuqYc2fQvGyzoQkvwLyYLV6IWQuUZNurze43TizclP0eZ8i1mHQPf6mQxc9j3sEchM8+4ap4i9F6lm/XGAmF3YpoQT6hzV4aLlsY9bmWenr3Nxwg2SO+FzhwCC6jFmI3WawqT1VC9qNpMhOZdYCMYNBQgHB32gIA==;\n\t31:MJmYVJXtBguS1wzR8SK5l3Ifn3tD3JfVPJeBVHvYOwNcT9lO46V4Fqi43+GN5c4qJkrjG+TrUHh0UHZoXsaUU66Ac7oJrzA3dXi2W+P5Mp/oV0frArr28tkGwFuVOUK6DbhgVdmLRJq5/nfSOmIR9/B2XMQQcmFdXGJuJK0wrvM5DaZbNW8fS8d6xKR3kfXcKLdzS51fh2+jkIv8vaTstTXf8BfHeYMv2uDabmo75ak=", "1; BN7PR07MB4897;\n\t20:KJY451iqxi+ZdqHykL99e7AN9ydV6tniYsbGmfaMIAC0fPszA78tVYYOmZOs5hDlGrKGTYVsx+BK3LYDYEtDxRDS72aJkgZbY6r7545Isr3K5nLJZikCz4LreAkcTeiX2CJsgeIyr6gUAQUuJdj9QlE1Me7kL70DTdqOa3F0w4nLqSNrzPByoe2ALsP/2A8nUltqAHPQ9IFelQ9No0pg4ym/uHBs9YhhxFUZ7Gjfs1J4ZwTQtOpwrVd07b/a1+zcrnZ6WNkh3EyuOuw08OBXSbcDfcXcExubi0iDxP/mwqZBo+3IVAMEE0AaBJJMI/FVIn0wQdUND7rUZLlwdUFTnpcwhl/z4UcktHi1wqwkgV7HTx24/5xBI5xySnTDsA3b034WQReH74ETjbWE4fH5ZcQqxYmj/aT1tRW+c5N3PKZgv9U0nc8QGzMAxbN4pjK6sbrn4RtCIq55D0Z/Xv8bjIFoC66Pu3VYy+LNGEJWyOrsphp6/jfvGk05cU+z481AI8R9PdVDRu7XgG8AuDrw6yRaIM2KOLclQRf9+FTyWt7pXmX57zVHiAx3TaH3fUnEVpy43roCh8xlCb9uLssyLiF3uZ7SZVRBYESIKZUuYCU=;\n\t4:+g2PqQ654B5f3f4s4gBHOPAC/ES1j5bdp5fV3R0LOJhIyeetR5HwvTOhYY6OD4Kngni3DP81WFa8oCoDwVUsXA0uJKInMALRd2ZOUb8J7JyKgldr46JeYWKZcj91Hr0yZEKafy2BF2n608dpMyH5BmifjwiALehgCaJbVIC9sW+WGY3P45ze46WecV0KJXLltr0AohrYJC91NelI20gzrDQpVELfpEbjMsZ1AtOhg0OyjbjR2sFOBqyu/IkMvaEbqkRsaFJyIIs+a54FEL0Pcw==", "=?us-ascii?Q?1; BN7PR07MB4897;\n\t23:tgFgFfiKDowbwmRb7PxmtmZ1Vrm+QXQqJMpBkXIkE?=\n\t6naifZSN9Z047WH/ZT5thlulVpwvbAeL0tFEwMtePU9Rgj3z6Iz3PlK/tpUjyo0AxXio3fIbRZuxzptlYpA3YU0V9C6yLgqabMvoIIlUDwRoLUL1O/rV3v4W4oMJejvDbHXZgcx9Maaifz91q6w7P4CMoy4KolbCtl3s15oLQfAk0aJq2nmAHu4BYQ25ttK67h2K6G49MzNI9+q05T1KfUpoKEfs7tdO0zxZFwSgM9q4Y/QehB46Ossh7srOBObr1PG21Nq/BEvFLUTzhDNF+lOJaRf4EbAsJ9aRSSckHXi0XSCx/r7jA9g244ozlt0cmJaP8BpStGJoqs28VzaMHIQpenbwr24bDvPWYOp92U810bO2OwfLYOZ5XK5bjgvEVNZKOjNjwN61aSAQPPE3TYi+BZmeq9mxCTj71/7mBxHGolujMZIVaBTHMq55an9XHErKzfq2xnSnTIpQ7GhkWaD2kuj+AImPbJ86vjFRMUiqMnAg599qoHA7m96LkibRsXIRCY+VAPttglJOnGWSPStxfYt0+AHYJRNXpYhJe1wN6pwL72NNEaILm1zb+MSG3xALZ88F0V9kAZRxQSWH0v+envo8E0VwV5iRKo+FF6BKGGSYDLyQqIJGicPsdyn1ikwMlfU2U4ADi7uUBLAVvzag4VBnNp9cfh5TGpTiV0iVgDEz4jqyXTsQ/F2FIpGhoTFR52No9Zc/foaSzfwhebMLwkMiiOAkg8IRXCYaG2mFu9nA8zEm+OOMA/Yf/HlmmEBjwdaKVzAbu3evpTQ9rNrxWINT9JePDTTrFx3gVEVVo19JTmWly1vlMUhnZ+fB0HGPLvIlEg5e150o4VnnYwcLYIYL6tVy0KwYSXvWWRY76yc89GRJ5OLy44Dj56k20TtcaVuACiUeuGN/NZEfJ5OJjN7+6uk7C4o0aC/6gvgikt3X/kyIRzQKAEenzH0DmfidrZEpoImIJI+BTgH33+6rPn/Esi8qhkye5s+k2h5SweYpy8fkXVn+EDxLampsxHPlNs1aaZvw8N4tsVyOjTnJM/ucqMBreAAEz1ADhAwMDfwjci2qxPIuTrVLCb3t42hKOHPizuRh+uTKldPcJh2daiPCztpo9gyfAIjC9U6ikv2EGG2dVLtekG8/Kt6bCHGqCk70TATWGvWrQWBx2NpaEmE6VaZ+V7e+LHfygY0q2VcbQsme9TH+TNWqh5pZ5QD+X8OOKeepFoaiHgAUAQUfDMQ9hNza5Qg6tTw1difbg==", "1; BN7PR07MB4897;\n\t6:kw3gsTms7QYmqlncCBkitAoOPTR2Az8CxvsWemRzarmCjdO/mAsjSmk2tyQJpKNht9R1WJIL2ruOeh1vUyLXPmpSx7satD2MjbtA2CtD494f3M1UGgNzwgnpfiAdPPDdiFxLyY2bDN/EB07EFkoaE9PZQuyNh/1F7H3jD9wz9wdavUbMotqb2UMK4EKU4cW+EXywzj+G/DsJ9E55QrrMjQupzh7PRwJr9ydsL76nVybIF5GWVTKhrzUmT49jlPcK9KzR0REqv3OAU71xXwXkoE9thvc0cF4BmRJ9Q1MkRAsvikqiDGMKifhNzX0Cl3bTiCrAqrp4hM6XceTrSFNK7A9agchs7DSB7Csx5wFKTrzoGNDUKEr2oQbiEenMEd5UzVltYAiqLighNM77hu0xE6r3YkeBOthVxKC/BazCjbSfsN/ISvVKqFHSswWxHEHA5E7pCArMpUmcohJVEMWhUw==;\n\t5:00ljLNniKzm+Ml/LVsgSMAgswzdw+IClVGkmlACg9UOzyBDCDzzc2blDNv8iH+aH+JOxao049Dnzwc3yU9u6mqgSHIz139/YxuSKQBqRZHSlUqrhdIiyJRaRGlY68sKnBljBy/zVjBTgKgIDWpccoCZDlI+Kh+yFSLnonXcQK7M=;\n\t7:OlZ9VR73rWJtIdoPJkJ/nz2TFhkMb360YAStOiQeRjLKFJe+Hjb76UQ289cJ91GL1EF9fqZfzLgEHsZMA/g7kE44mqOY4HjQTnX6kYE3CBjjdlVaXrdga+TbnS7MJ3R/Tw7pkh6BTGYNIpRYwQE4jm4Bb7/mFTdAKbfC85+/BzyquMk/Am9R0yvz654Ys0gOtKVptenfo3Y1+zN+pOxre+ro86Sf/MdUo4tw8nyhQiqCKHpOBrA2C/+TNU/Q9HWA" ], "X-MS-TrafficTypeDiagnostic": "BN7PR07MB4897:", "X-Microsoft-Antispam-PRVS": "<BN7PR07MB4897777F31C1C82924B29966F8E70@BN7PR07MB4897.namprd07.prod.outlook.com>", "X-Exchange-Antispam-Report-Test": "UriScan:;", "X-MS-Exchange-SenderADCheck": "1", "X-Exchange-Antispam-Report-CFA-Test": "BCL:0; PCL:0;\n\tRULEID:(8211001083)(6040522)(2401047)(5005006)(8121501046)(3002001)(93006095)(10201501046)(3231355)(944501410)(52105095)(149066)(150057)(6041310)(20161123560045)(201703131423095)(201702281528075)(20161123555045)(201703061421075)(201703061406153)(20161123562045)(20161123564045)(20161123558120)(201708071742011)(7699051);\n\tSRVR:BN7PR07MB4897; BCL:0; PCL:0; RULEID:; SRVR:BN7PR07MB4897; ", "X-Forefront-PRVS": "08200063E9", "X-Forefront-Antispam-Report": "SFV:NSPM;\n\tSFS:(10009020)(396003)(366004)(376002)(136003)(346002)(39860400002)(199004)(189003)(42882007)(47776003)(106356001)(6666003)(186003)(5660300001)(26005)(68736007)(16526019)(8936002)(25786009)(6116002)(2906002)(81156014)(50226002)(305945005)(81166006)(7736002)(3846002)(105586002)(478600001)(8676002)(54906003)(110136005)(48376002)(16586007)(14444005)(6486002)(6506007)(50466002)(316002)(53936002)(386003)(51416003)(52116002)(76176011)(11346002)(6512007)(44832011)(446003)(36756003)(55236004)(956004)(2616005)(4744004)(486006)(4326008)(66066001)(97736004)(72206003)(476003);\n\tDIR:OUT; SFP:1101; SCL:1; SRVR:BN7PR07MB4897;\n\tH:ajoseph83.caveonetworks.com.com; FPR:; SPF:None; LANG:en;\n\tPTR:InfoNoRecords; A:1; MX:1; ", "Received-SPF": "None (protection.outlook.com: cavium.com does not designate\n\tpermitted sender hosts)", "X-Microsoft-Antispam-Message-Info": "A4vuPnCkxJRiHnVANSf0sjdnDNIgk0HlZwqq+xXXXClvKG+2zZSY5NZv+GdgpcKWnTpxFCBjPez7sgPzZbMF/v9+xH9n0f8xF7aO91em7l0WKoYRURXepiLS/icKbbw7ZiWp3R+NCT6ydhF5NpXMFdgEPp1SPC2F2Wr/sbebS8U5foMfjeOJber85Z1IrqQMUgLF5kClog+XI7W7MKlgDchdq74xZOj7hrQIW5ZEr+auYe9IXJ9R4t6jP8SecToRqnUA0kRjPEREcuMpCejPpMp6VRZPRjX0CVEDNS80nlq2dM8cGciz3rxib8rso7n1hqG5BINhpH8chHd5ZEz6Ui51gOgwAdybkuOeZijd0Es=", "SpamDiagnosticOutput": "1:99", "SpamDiagnosticMetadata": "NSPM", "X-OriginatorOrg": "caviumnetworks.com", "X-MS-Exchange-CrossTenant-OriginalArrivalTime": "09 Oct 2018 09:09:45.0863\n\t(UTC)", "X-MS-Exchange-CrossTenant-Network-Message-Id": "626b1360-1963-4623-3c78-08d62dc6f729", "X-MS-Exchange-CrossTenant-FromEntityHeader": "Hosted", "X-MS-Exchange-CrossTenant-Id": "711e4ccf-2e9b-4bcf-a551-4094005b6194", "X-MS-Exchange-Transport-CrossTenantHeadersStamped": "BN7PR07MB4897", "Subject": "[dpdk-dev] [PATCH v4 17/23] common/cpt: support kasumi", "X-BeenThere": "dev@dpdk.org", "X-Mailman-Version": "2.1.15", "Precedence": "list", "List-Id": "DPDK patches and discussions <dev.dpdk.org>", "List-Unsubscribe": "<https://mails.dpdk.org/options/dev>,\n\t<mailto:dev-request@dpdk.org?subject=unsubscribe>", "List-Archive": "<http://mails.dpdk.org/archives/dev/>", "List-Post": "<mailto:dev@dpdk.org>", "List-Help": "<mailto:dev-request@dpdk.org?subject=help>", "List-Subscribe": "<https://mails.dpdk.org/listinfo/dev>,\n\t<mailto:dev-request@dpdk.org?subject=subscribe>", "Errors-To": "dev-bounces@dpdk.org", "Sender": "\"dev\" <dev-bounces@dpdk.org>" }, "content": "From: Srisivasubramanian S <ssrinivasan@caviumnetworks.com>\n\nAdding microcode interface for supporting kasumi.\n\nSigned-off-by: Ankur Dwivedi <ankur.dwivedi@caviumnetworks.com>\nSigned-off-by: Anoob Joseph <anoob.joseph@caviumnetworks.com>\nSigned-off-by: Murthy NSSR <nidadavolu.murthy@caviumnetworks.com>\nSigned-off-by: Nithin Dabilpuram <nithin.dabilpuram@caviumnetworks.com>\nSigned-off-by: Ragothaman Jayaraman <rjayaraman@caviumnetworks.com>\nSigned-off-by: Srisivasubramanian S <ssrinivasan@caviumnetworks.com>\nSigned-off-by: Tejasree Kondoj <kondoj.tejasree@caviumnetworks.com>\n---\n drivers/common/cpt/cpt_ucode.h | 450 +++++++++++++++++++++++++++++++++++++++++\n 1 file changed, 450 insertions(+)", "diff": "diff --git a/drivers/common/cpt/cpt_ucode.h b/drivers/common/cpt/cpt_ucode.h\nindex 5d7743c..05cf95c 100644\n--- a/drivers/common/cpt/cpt_ucode.h\n+++ b/drivers/common/cpt/cpt_ucode.h\n@@ -1816,6 +1816,450 @@ cpt_zuc_snow3g_dec_prep(uint32_t req_flags,\n \treturn 0;\n }\n \n+static __rte_always_inline int\n+cpt_kasumi_enc_prep(uint32_t req_flags,\n+\t\t uint64_t d_offs,\n+\t\t uint64_t d_lens,\n+\t\t fc_params_t *params,\n+\t\t void *op,\n+\t\t void **prep_req)\n+{\n+\tuint32_t size;\n+\tint32_t inputlen = 0, outputlen = 0;\n+\tstruct cpt_ctx *cpt_ctx;\n+\tuint32_t mac_len = 0;\n+\tuint8_t i = 0;\n+\tstruct cpt_request_info *req;\n+\tbuf_ptr_t *buf_p;\n+\tuint32_t encr_offset, auth_offset;\n+\tuint32_t encr_data_len, auth_data_len;\n+\tint flags, m_size;\n+\tuint8_t *iv_s, *iv_d, iv_len = 8;\n+\tuint8_t dir = 0;\n+\tvoid *m_vaddr, *c_vaddr;\n+\tuint64_t m_dma, c_dma;\n+\tuint64_t *offset_vaddr, offset_dma;\n+\tvq_cmd_word0_t vq_cmd_w0;\n+\tvq_cmd_word3_t vq_cmd_w3;\n+\topcode_info_t opcode;\n+\tuint8_t *in_buffer;\n+\tuint32_t g_size_bytes, s_size_bytes;\n+\tuint64_t dptr_dma, rptr_dma;\n+\tsg_comp_t *gather_comp;\n+\tsg_comp_t *scatter_comp;\n+\n+\tbuf_p = ¶ms->meta_buf;\n+\tm_vaddr = buf_p->vaddr;\n+\tm_dma = buf_p->dma_addr;\n+\tm_size = buf_p->size;\n+\n+\tencr_offset = ENCR_OFFSET(d_offs) / 8;\n+\tauth_offset = AUTH_OFFSET(d_offs) / 8;\n+\tencr_data_len = ENCR_DLEN(d_lens);\n+\tauth_data_len = AUTH_DLEN(d_lens);\n+\n+\tcpt_ctx = params->ctx_buf.vaddr;\n+\tflags = cpt_ctx->zsk_flags;\n+\tmac_len = cpt_ctx->mac_len;\n+\n+\tif (flags == 0x0)\n+\t\tiv_s = params->iv_buf;\n+\telse\n+\t\tiv_s = params->auth_iv_buf;\n+\n+\tdir = iv_s[8] & 0x1;\n+\n+\t/*\n+\t * Save initial space that followed app data for completion code &\n+\t * alternate completion code to fall in same cache line as app data\n+\t */\n+\tm_vaddr = (uint8_t *)m_vaddr + COMPLETION_CODE_SIZE;\n+\tm_dma += COMPLETION_CODE_SIZE;\n+\tsize = (uint8_t *)RTE_PTR_ALIGN((uint8_t *)m_vaddr, 16) -\n+\t\t(uint8_t *)m_vaddr;\n+\n+\tc_vaddr = (uint8_t *)m_vaddr + size;\n+\tc_dma = m_dma + size;\n+\tsize += sizeof(cpt_res_s_t);\n+\n+\tm_vaddr = (uint8_t *)m_vaddr + size;\n+\tm_dma += size;\n+\tm_size -= size;\n+\n+\t/* Reserve memory for cpt request info */\n+\treq = m_vaddr;\n+\n+\tsize = sizeof(struct cpt_request_info);\n+\tm_vaddr = (uint8_t *)m_vaddr + size;\n+\tm_dma += size;\n+\tm_size -= size;\n+\n+\topcode.s.major = CPT_MAJOR_OP_KASUMI | CPT_DMA_MODE;\n+\n+\t/* indicates ECB/CBC, direction, ctx from cptr, iv from dptr */\n+\topcode.s.minor = ((1 << 6) | (cpt_ctx->k_ecb << 5) |\n+\t\t\t (dir << 4) | (0 << 3) | (flags & 0x7));\n+\n+\t/*\n+\t * GP op header, lengths are expected in bits.\n+\t */\n+\tvq_cmd_w0.u64 = 0;\n+\tvq_cmd_w0.s.param1 = rte_cpu_to_be_16(encr_data_len);\n+\tvq_cmd_w0.s.param2 = rte_cpu_to_be_16(auth_data_len);\n+\tvq_cmd_w0.s.opcode = rte_cpu_to_be_16(opcode.flags);\n+\n+\t/* consider iv len */\n+\tif (flags == 0x0) {\n+\t\tencr_offset += iv_len;\n+\t\tauth_offset += iv_len;\n+\t}\n+\n+\t/* save space for offset ctrl and iv */\n+\toffset_vaddr = m_vaddr;\n+\toffset_dma = m_dma;\n+\n+\tm_vaddr = (uint8_t *)m_vaddr + OFF_CTRL_LEN + iv_len;\n+\tm_dma += OFF_CTRL_LEN + iv_len;\n+\tm_size -= OFF_CTRL_LEN + iv_len;\n+\n+\t/* DPTR has SG list */\n+\tin_buffer = m_vaddr;\n+\tdptr_dma = m_dma;\n+\n+\t((uint16_t *)in_buffer)[0] = 0;\n+\t((uint16_t *)in_buffer)[1] = 0;\n+\n+\t/* TODO Add error check if space will be sufficient */\n+\tgather_comp = (sg_comp_t *)((uint8_t *)m_vaddr + 8);\n+\n+\t/*\n+\t * Input Gather List\n+\t */\n+\ti = 0;\n+\n+\t/* Offset control word followed by iv */\n+\n+\tif (flags == 0x0) {\n+\t\tinputlen = encr_offset + (RTE_ALIGN(encr_data_len, 8) / 8);\n+\t\toutputlen = inputlen;\n+\t\t/* iv offset is 0 */\n+\t\t*offset_vaddr = rte_cpu_to_be_64((uint64_t)encr_offset << 16);\n+\t} else {\n+\t\tinputlen = auth_offset + (RTE_ALIGN(auth_data_len, 8) / 8);\n+\t\toutputlen = mac_len;\n+\t\t/* iv offset is 0 */\n+\t\t*offset_vaddr = rte_cpu_to_be_64((uint64_t)auth_offset);\n+\t}\n+\n+\ti = fill_sg_comp(gather_comp, i, offset_dma, OFF_CTRL_LEN + iv_len);\n+\n+\t/* IV */\n+\tiv_d = (uint8_t *)offset_vaddr + OFF_CTRL_LEN;\n+\tmemcpy(iv_d, iv_s, iv_len);\n+\n+\t/* input data */\n+\tsize = inputlen - iv_len;\n+\tif (size) {\n+\t\ti = fill_sg_comp_from_iov(gather_comp, i,\n+\t\t\t\t\t params->src_iov, 0,\n+\t\t\t\t\t &size, NULL, 0);\n+\n+\t\tif (size)\n+\t\t\treturn ERR_BAD_INPUT_ARG;\n+\t}\n+\t((uint16_t *)in_buffer)[2] = rte_cpu_to_be_16(i);\n+\tg_size_bytes = ((i + 3) / 4) * sizeof(sg_comp_t);\n+\n+\t/*\n+\t * Output Scatter List\n+\t */\n+\n+\ti = 0;\n+\tscatter_comp = (sg_comp_t *)((uint8_t *)gather_comp + g_size_bytes);\n+\n+\tif (flags == 0x1) {\n+\t\t/* IV in SLIST only for F8 */\n+\t\tiv_len = 0;\n+\t}\n+\n+\t/* IV */\n+\tif (iv_len) {\n+\t\ti = fill_sg_comp(scatter_comp, i,\n+\t\t\t\t offset_dma + OFF_CTRL_LEN,\n+\t\t\t\t iv_len);\n+\t}\n+\n+\t/* Add output data */\n+\tif (req_flags & VALID_MAC_BUF) {\n+\t\tsize = outputlen - iv_len - mac_len;\n+\t\tif (size) {\n+\t\t\ti = fill_sg_comp_from_iov(scatter_comp, i,\n+\t\t\t\t\t\t params->dst_iov, 0,\n+\t\t\t\t\t\t &size, NULL, 0);\n+\n+\t\t\tif (size)\n+\t\t\t\treturn ERR_BAD_INPUT_ARG;\n+\t\t}\n+\n+\t\t/* mac data */\n+\t\tif (mac_len) {\n+\t\t\ti = fill_sg_comp_from_buf(scatter_comp, i,\n+\t\t\t\t\t\t ¶ms->mac_buf);\n+\t\t}\n+\t} else {\n+\t\t/* Output including mac */\n+\t\tsize = outputlen - iv_len;\n+\t\tif (size) {\n+\t\t\ti = fill_sg_comp_from_iov(scatter_comp, i,\n+\t\t\t\t\t\t params->dst_iov, 0,\n+\t\t\t\t\t\t &size, NULL, 0);\n+\n+\t\t\tif (size)\n+\t\t\t\treturn ERR_BAD_INPUT_ARG;\n+\t\t}\n+\t}\n+\t((uint16_t *)in_buffer)[3] = rte_cpu_to_be_16(i);\n+\ts_size_bytes = ((i + 3) / 4) * sizeof(sg_comp_t);\n+\n+\tsize = g_size_bytes + s_size_bytes + SG_LIST_HDR_SIZE;\n+\n+\t/* This is DPTR len incase of SG mode */\n+\tvq_cmd_w0.s.dlen = rte_cpu_to_be_16(size);\n+\n+\tm_vaddr = (uint8_t *)m_vaddr + size;\n+\tm_dma += size;\n+\tm_size -= size;\n+\n+\t/* cpt alternate completion address saved earlier */\n+\treq->alternate_caddr = (uint64_t *)((uint8_t *)c_vaddr - 8);\n+\t*req->alternate_caddr = ~((uint64_t)COMPLETION_CODE_INIT);\n+\trptr_dma = c_dma - 8;\n+\n+\treq->ist.ei1 = dptr_dma;\n+\treq->ist.ei2 = rptr_dma;\n+\n+\t/* First 16-bit swap then 64-bit swap */\n+\t/* TODO: HACK: Reverse the vq_cmd and cpt_req bit field definitions\n+\t * to eliminate all the swapping\n+\t */\n+\tvq_cmd_w0.u64 = rte_cpu_to_be_64(vq_cmd_w0.u64);\n+\n+\t/* vq command w3 */\n+\tvq_cmd_w3.u64 = 0;\n+\tvq_cmd_w3.s.grp = 0;\n+\tvq_cmd_w3.s.cptr = params->ctx_buf.dma_addr +\n+\t\toffsetof(struct cpt_ctx, k_ctx);\n+\n+\t/* 16 byte aligned cpt res address */\n+\treq->completion_addr = (uint64_t *)((uint8_t *)c_vaddr);\n+\t*req->completion_addr = COMPLETION_CODE_INIT;\n+\treq->comp_baddr = c_dma;\n+\n+\t/* Fill microcode part of instruction */\n+\treq->ist.ei0 = vq_cmd_w0.u64;\n+\treq->ist.ei3 = vq_cmd_w3.u64;\n+\n+\treq->op = op;\n+\n+\t*prep_req = req;\n+\treturn 0;\n+}\n+\n+static __rte_always_inline int\n+cpt_kasumi_dec_prep(uint64_t d_offs,\n+\t\t uint64_t d_lens,\n+\t\t fc_params_t *params,\n+\t\t void *op,\n+\t\t void **prep_req)\n+{\n+\tuint32_t size;\n+\tint32_t inputlen = 0, outputlen;\n+\tstruct cpt_ctx *cpt_ctx;\n+\tuint8_t i = 0, iv_len = 8;\n+\tstruct cpt_request_info *req;\n+\tbuf_ptr_t *buf_p;\n+\tuint32_t encr_offset;\n+\tuint32_t encr_data_len;\n+\tint flags, m_size;\n+\tuint8_t dir = 0;\n+\tvoid *m_vaddr, *c_vaddr;\n+\tuint64_t m_dma, c_dma;\n+\tuint64_t *offset_vaddr, offset_dma;\n+\tvq_cmd_word0_t vq_cmd_w0;\n+\tvq_cmd_word3_t vq_cmd_w3;\n+\topcode_info_t opcode;\n+\tuint8_t *in_buffer;\n+\tuint32_t g_size_bytes, s_size_bytes;\n+\tuint64_t dptr_dma, rptr_dma;\n+\tsg_comp_t *gather_comp;\n+\tsg_comp_t *scatter_comp;\n+\n+\tbuf_p = ¶ms->meta_buf;\n+\tm_vaddr = buf_p->vaddr;\n+\tm_dma = buf_p->dma_addr;\n+\tm_size = buf_p->size;\n+\n+\tencr_offset = ENCR_OFFSET(d_offs) / 8;\n+\tencr_data_len = ENCR_DLEN(d_lens);\n+\n+\tcpt_ctx = params->ctx_buf.vaddr;\n+\tflags = cpt_ctx->zsk_flags;\n+\t/*\n+\t * Save initial space that followed app data for completion code &\n+\t * alternate completion code to fall in same cache line as app data\n+\t */\n+\tm_vaddr = (uint8_t *)m_vaddr + COMPLETION_CODE_SIZE;\n+\tm_dma += COMPLETION_CODE_SIZE;\n+\tsize = (uint8_t *)RTE_PTR_ALIGN((uint8_t *)m_vaddr, 16) -\n+\t\t(uint8_t *)m_vaddr;\n+\n+\tc_vaddr = (uint8_t *)m_vaddr + size;\n+\tc_dma = m_dma + size;\n+\tsize += sizeof(cpt_res_s_t);\n+\n+\tm_vaddr = (uint8_t *)m_vaddr + size;\n+\tm_dma += size;\n+\tm_size -= size;\n+\n+\t/* Reserve memory for cpt request info */\n+\treq = m_vaddr;\n+\n+\tsize = sizeof(struct cpt_request_info);\n+\tm_vaddr = (uint8_t *)m_vaddr + size;\n+\tm_dma += size;\n+\tm_size -= size;\n+\n+\topcode.s.major = CPT_MAJOR_OP_KASUMI | CPT_DMA_MODE;\n+\n+\t/* indicates ECB/CBC, direction, ctx from cptr, iv from dptr */\n+\topcode.s.minor = ((1 << 6) | (cpt_ctx->k_ecb << 5) |\n+\t\t\t (dir << 4) | (0 << 3) | (flags & 0x7));\n+\n+\t/*\n+\t * GP op header, lengths are expected in bits.\n+\t */\n+\tvq_cmd_w0.u64 = 0;\n+\tvq_cmd_w0.s.param1 = rte_cpu_to_be_16(encr_data_len);\n+\tvq_cmd_w0.s.opcode = rte_cpu_to_be_16(opcode.flags);\n+\n+\t/* consider iv len */\n+\tencr_offset += iv_len;\n+\n+\tinputlen = iv_len + (RTE_ALIGN(encr_data_len, 8) / 8);\n+\toutputlen = inputlen;\n+\n+\t/* save space for offset ctrl & iv */\n+\toffset_vaddr = m_vaddr;\n+\toffset_dma = m_dma;\n+\n+\tm_vaddr = (uint8_t *)m_vaddr + OFF_CTRL_LEN + iv_len;\n+\tm_dma += OFF_CTRL_LEN + iv_len;\n+\tm_size -= OFF_CTRL_LEN + iv_len;\n+\n+\t/* DPTR has SG list */\n+\tin_buffer = m_vaddr;\n+\tdptr_dma = m_dma;\n+\n+\t((uint16_t *)in_buffer)[0] = 0;\n+\t((uint16_t *)in_buffer)[1] = 0;\n+\n+\t/* TODO Add error check if space will be sufficient */\n+\tgather_comp = (sg_comp_t *)((uint8_t *)m_vaddr + 8);\n+\n+\t/*\n+\t * Input Gather List\n+\t */\n+\ti = 0;\n+\n+\t/* Offset control word followed by iv */\n+\t*offset_vaddr = rte_cpu_to_be_64((uint64_t)encr_offset << 16);\n+\n+\ti = fill_sg_comp(gather_comp, i, offset_dma, OFF_CTRL_LEN + iv_len);\n+\n+\t/* IV */\n+\tmemcpy((uint8_t *)offset_vaddr + OFF_CTRL_LEN,\n+\t params->iv_buf, iv_len);\n+\n+\t/* Add input data */\n+\tsize = inputlen - iv_len;\n+\tif (size) {\n+\t\ti = fill_sg_comp_from_iov(gather_comp, i,\n+\t\t\t\t\t params->src_iov,\n+\t\t\t\t\t 0, &size, NULL, 0);\n+\t\tif (size)\n+\t\t\treturn ERR_BAD_INPUT_ARG;\n+\t}\n+\t((uint16_t *)in_buffer)[2] = rte_cpu_to_be_16(i);\n+\tg_size_bytes = ((i + 3) / 4) * sizeof(sg_comp_t);\n+\n+\t/*\n+\t * Output Scatter List\n+\t */\n+\n+\ti = 0;\n+\tscatter_comp = (sg_comp_t *)((uint8_t *)gather_comp + g_size_bytes);\n+\n+\t/* IV */\n+\ti = fill_sg_comp(scatter_comp, i,\n+\t\t\t offset_dma + OFF_CTRL_LEN,\n+\t\t\t iv_len);\n+\n+\t/* Add output data */\n+\tsize = outputlen - iv_len;\n+\tif (size) {\n+\t\ti = fill_sg_comp_from_iov(scatter_comp, i,\n+\t\t\t\t\t params->dst_iov, 0,\n+\t\t\t\t\t &size, NULL, 0);\n+\t\tif (size)\n+\t\t\treturn ERR_BAD_INPUT_ARG;\n+\t}\n+\t((uint16_t *)in_buffer)[3] = rte_cpu_to_be_16(i);\n+\ts_size_bytes = ((i + 3) / 4) * sizeof(sg_comp_t);\n+\n+\tsize = g_size_bytes + s_size_bytes + SG_LIST_HDR_SIZE;\n+\n+\t/* This is DPTR len incase of SG mode */\n+\tvq_cmd_w0.s.dlen = rte_cpu_to_be_16(size);\n+\n+\tm_vaddr = (uint8_t *)m_vaddr + size;\n+\tm_dma += size;\n+\tm_size -= size;\n+\n+\t/* cpt alternate completion address saved earlier */\n+\treq->alternate_caddr = (uint64_t *)((uint8_t *)c_vaddr - 8);\n+\t*req->alternate_caddr = ~((uint64_t)COMPLETION_CODE_INIT);\n+\trptr_dma = c_dma - 8;\n+\n+\treq->ist.ei1 = dptr_dma;\n+\treq->ist.ei2 = rptr_dma;\n+\n+\t/* First 16-bit swap then 64-bit swap */\n+\t/* TODO: HACK: Reverse the vq_cmd and cpt_req bit field definitions\n+\t * to eliminate all the swapping\n+\t */\n+\tvq_cmd_w0.u64 = rte_cpu_to_be_64(vq_cmd_w0.u64);\n+\n+\t/* vq command w3 */\n+\tvq_cmd_w3.u64 = 0;\n+\tvq_cmd_w3.s.grp = 0;\n+\tvq_cmd_w3.s.cptr = params->ctx_buf.dma_addr +\n+\t\toffsetof(struct cpt_ctx, k_ctx);\n+\n+\t/* 16 byte aligned cpt res address */\n+\treq->completion_addr = (uint64_t *)((uint8_t *)c_vaddr);\n+\t*req->completion_addr = COMPLETION_CODE_INIT;\n+\treq->comp_baddr = c_dma;\n+\n+\t/* Fill microcode part of instruction */\n+\treq->ist.ei0 = vq_cmd_w0.u64;\n+\treq->ist.ei3 = vq_cmd_w3.u64;\n+\n+\treq->op = op;\n+\n+\t*prep_req = req;\n+\treturn 0;\n+}\n+\n static __rte_always_inline void *\n cpt_fc_dec_hmac_prep(uint32_t flags,\n \t\t uint64_t d_offs,\n@@ -1836,6 +2280,9 @@ cpt_fc_dec_hmac_prep(uint32_t flags,\n \t} else if (fc_type == ZUC_SNOW3G) {\n \t\tret = cpt_zuc_snow3g_dec_prep(flags, d_offs, d_lens,\n \t\t\t\t\t fc_params, op, &prep_req);\n+\t} else if (fc_type == KASUMI) {\n+\t\tret = cpt_kasumi_dec_prep(d_offs, d_lens, fc_params, op,\n+\t\t\t\t\t &prep_req);\n \t} else {\n \t\t/*\n \t\t * For AUTH_ONLY case,\n@@ -1869,6 +2316,9 @@ cpt_fc_enc_hmac_prep(uint32_t flags, uint64_t d_offs, uint64_t d_lens,\n \t} else if (fc_type == ZUC_SNOW3G) {\n \t\tret = cpt_zuc_snow3g_enc_prep(flags, d_offs, d_lens,\n \t\t\t\t\t fc_params, op, &prep_req);\n+\t} else if (fc_type == KASUMI) {\n+\t\tret = cpt_kasumi_enc_prep(flags, d_offs, d_lens,\n+\t\t\t\t\t fc_params, op, &prep_req);\n \t} else {\n \t\tret = ERR_EIO;\n \t}\n", "prefixes": [ "v4", "17/23" ] }