Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/46330/?format=api
{ "id": 46330, "url": "http://patches.dpdk.org/api/patches/46330/?format=api", "web_url": "http://patches.dpdk.org/project/dpdk/patch/1539076076-19786-10-git-send-email-anoob.joseph@caviumnetworks.com/", "project": { "id": 1, "url": "http://patches.dpdk.org/api/projects/1/?format=api", "name": "DPDK", "link_name": "dpdk", "list_id": "dev.dpdk.org", "list_email": "dev@dpdk.org", "web_url": "http://core.dpdk.org", "scm_url": "git://dpdk.org/dpdk", "webscm_url": "http://git.dpdk.org/dpdk", "list_archive_url": "https://inbox.dpdk.org/dev", "list_archive_url_format": "https://inbox.dpdk.org/dev/{}", "commit_url_format": "" }, "msgid": "<1539076076-19786-10-git-send-email-anoob.joseph@caviumnetworks.com>", "list_archive_url": "https://inbox.dpdk.org/dev/1539076076-19786-10-git-send-email-anoob.joseph@caviumnetworks.com", "date": "2018-10-09T09:07:42", "name": "[v4,09/23] crypto/octeontx: add queue pair functions", "commit_ref": null, "pull_url": null, "state": "accepted", "archived": true, "hash": "d8e22807e555d752b889fa1f4feb0144c63f6329", "submitter": { "id": 893, "url": "http://patches.dpdk.org/api/people/893/?format=api", "name": "Anoob Joseph", "email": "anoob.joseph@caviumnetworks.com" }, "delegate": { "id": 6690, "url": "http://patches.dpdk.org/api/users/6690/?format=api", "username": "akhil", "first_name": "akhil", "last_name": "goyal", "email": "gakhil@marvell.com" }, "mbox": "http://patches.dpdk.org/project/dpdk/patch/1539076076-19786-10-git-send-email-anoob.joseph@caviumnetworks.com/mbox/", "series": [ { "id": 1770, "url": "http://patches.dpdk.org/api/series/1770/?format=api", "web_url": "http://patches.dpdk.org/project/dpdk/list/?series=1770", "date": "2018-10-09T09:07:33", "name": "Adding Cavium's OCTEON TX crypto PMD", "version": 4, "mbox": "http://patches.dpdk.org/series/1770/mbox/" } ], "comments": "http://patches.dpdk.org/api/patches/46330/comments/", "check": "fail", "checks": "http://patches.dpdk.org/api/patches/46330/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<dev-bounces@dpdk.org>", "X-Original-To": "patchwork@dpdk.org", "Delivered-To": "patchwork@dpdk.org", "Received": [ "from [92.243.14.124] (localhost [127.0.0.1])\n\tby dpdk.org (Postfix) with ESMTP id 2C4D01B124;\n\tTue, 9 Oct 2018 11:09:19 +0200 (CEST)", "from NAM03-DM3-obe.outbound.protection.outlook.com\n\t(mail-dm3nam03on0065.outbound.protection.outlook.com [104.47.41.65])\n\tby dpdk.org (Postfix) with ESMTP id 81DA01B192\n\tfor <dev@dpdk.org>; Tue, 9 Oct 2018 11:09:17 +0200 (CEST)", "from ajoseph83.caveonetworks.com.com (115.113.156.2) by\n\tBN7PR07MB4897.namprd07.prod.outlook.com (2603:10b6:406:ef::26) with\n\tMicrosoft SMTP Server (version=TLS1_2,\n\tcipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n\t15.20.1207.28; Tue, 9 Oct 2018 09:09:12 +0000" ], "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n\td=CAVIUMNETWORKS.onmicrosoft.com; s=selector1-cavium-com;\n\th=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n\tbh=agjNRXeuz1OIILYVhWjfyzprtWcZD50fWBFFp3KrBLQ=;\n\tb=UBIcanaqFlKX++HYiHLNVClxh601/OcFjcR0R1wQSDb3ajyCDnkJ/SrgKSaFdGlvhNwj+MKbSVvl9FmS7xPEfcWYm4qwvU/Ta3TXfY/5Wm38dKzw+KgwAQEOMvHRFbxenaYZzGHJRMKQJaBm5gmsojofnFww+y8yZO1RvSFFO4I=", "Authentication-Results": "spf=none (sender IP is )\n\tsmtp.mailfrom=Anoob.Joseph@cavium.com; ", "From": "Anoob Joseph <anoob.joseph@caviumnetworks.com>", "To": "Akhil Goyal <akhil.goyal@nxp.com>,\n\tPablo de Lara <pablo.de.lara.guarch@intel.com>,\n\tThomas Monjalon <thomas@monjalon.net>", "Cc": "Murthy NSSR <nidadavolu.murthy@caviumnetworks.com>,\n\tJerin Jacob <jerin.jacob@caviumnetworks.com>,\n\tNarayana Prasad <narayanaprasad.athreya@caviumnetworks.com>,\n\tAnkur Dwivedi <ankur.dwivedi@caviumnetworks.com>,\n\tAnoob Joseph <anoob.joseph@caviumnetworks.com>,\n\tNithin Dabilpuram <nithin.dabilpuram@caviumnetworks.com>,\n\tRagothaman Jayaraman <rjayaraman@caviumnetworks.com>,\n\tSrisivasubramanian S <ssrinivasan@caviumnetworks.com>,\n\tTejasree Kondoj <kondoj.tejasree@caviumnetworks.com>, dev@dpdk.org", "Date": "Tue, 9 Oct 2018 14:37:42 +0530", "Message-Id": "<1539076076-19786-10-git-send-email-anoob.joseph@caviumnetworks.com>", "X-Mailer": "git-send-email 2.7.4", "In-Reply-To": "<1539076076-19786-1-git-send-email-anoob.joseph@caviumnetworks.com>", "References": "<1538744363-30340-1-git-send-email-anoob.joseph@caviumnetworks.com>\n\t<1539076076-19786-1-git-send-email-anoob.joseph@caviumnetworks.com>", "MIME-Version": "1.0", "Content-Type": "text/plain", "X-Originating-IP": "[115.113.156.2]", "X-ClientProxiedBy": "PN1PR0101CA0004.INDPRD01.PROD.OUTLOOK.COM\n\t(2603:1096:c00:e::14) To BN7PR07MB4897.namprd07.prod.outlook.com\n\t(2603:10b6:406:ef::26)", "X-MS-PublicTrafficType": "Email", "X-MS-Office365-Filtering-Correlation-Id": "cd0b7ad3-8ed1-49b4-a58b-08d62dc6e345", "X-Microsoft-Antispam": "BCL:0; PCL:0;\n\tRULEID:(7020095)(4652040)(8989299)(4534185)(7168020)(4627221)(201703031133081)(201702281549075)(8990200)(5600074)(711020)(2017052603328)(7153060)(7193020);\n\tSRVR:BN7PR07MB4897; ", "X-Microsoft-Exchange-Diagnostics": [ "1; BN7PR07MB4897;\n\t3:0YKodWS7q/7ksxy4nIfBTJ3bgHZJzJ4AjtifWpd51W9jWGyNlQkt8nAYlMejSF3YTRx+WP9Yn8iUBS6gcG6GTZ/RAVDx5lBX3RqfEWt5bTeXL1sW1xugXscTcu/oNPkmI2XHFroPjHGVqOftU8NMBATc6dz31uyUEWjhR330oo/pjZseQOby5vKawBTAEFh8XQCVtZtxsTatdjOW3JvREjdkwElVKiFbJFs4pGvwRT9awxtT2C7+0WKYRJMzgrDc;\n\t25:OLaJ7iyrbgJJ5nn+9qU8ncb44clt1aIP12KCR1syo9Cxlq/OnODyyhHwNgsVW8m30983RT2LJ+jPSLL279gnzsMUpoNPdZfjYKFYPkzBd4NhcdcCDFHOOsgpto53pQEiWQ285duqx3SGS69txrC2GKw0soKlal+W2L3X6KtByXSIApxur/hqKBqpLHp33r12C8xYO4vigpmNWJ8a/CoO9OcEmI9ssm/lF+y/tZ8uFPM+Urc8jeEPcLw2/6uQd24iUgXg9D1nO2PXwyk0dHttU9HTn4LHOXZTQE0HLRlUuJd7M4/OzizosVI4cEnBKfR1d1hj1CZTBLQ1ujfB1qN48g==;\n\t31:ks9JxPDLPiqesL+uiWWQ3VjA33kjvU+us/hu7gSf4cYHI9QENH2CBQJ0j9x8IGg15wZThd0eeprLvJ1M6Gm3Yf7z2nT+RjrGLwQDLVvDetXWKehLK50mQ0u4UstPyXJLRnAvbf8dnkmSYsXnjfaPEceBeaVOXZeXUFq6fV8CwMfNoUS2lFnkKhdCqZqdXdaqrIimFB7E6fkOsioRVoMEhAZn9Gj090AFL+lc7IRM/is=", "1; BN7PR07MB4897;\n\t20:a1XeJW4kEE0gPaGQ7/FOyYIRdGi8P/OacD+o+OdjN/w7l+44l0vD+DOtY3zb/jy38psE0Wiql3QNJH0TuvOhxFF71+Oifswb2vZy9F7zMvC62kOpeq1fniXee7TOaRZObVXCZSETCas2e25EILwO+VfQkOijHF2FwT9xrJPatdGDTnif/wLAKLP8KBw8b6Gq1ogiSDtWXr1EAF+yGxu3rx/1Si+f0zysHqTytBfmi0B6AVOYYDFtsvDz/4W8YCSRJTs2Ijqj5u7S4xQY1f48KDi1tzkLSe18OTQJOzZ+j8z4Hi6ounW+/jtN0uMUFOklfiYAg+LRHQsH9/tBNe8h9w2ZSIjZSCs4GXs4oTYx//2OKIWbVF52VCtzA8TR2eZPbIUvXKxUyWHzWFLhukI+ElMgIt0R10JB653BnFfcJnJ8FMrp9HzeEXmx2T3c+UiLkV6Us1KZdSCfMPWqD7T8Ul3Vok3NgnlO8uVlrQzWiU8xGeES/gAocxAcJMT7wp0bVecX/MZybg4f8kZfi8I1dSA/gUIC9QG7RtJwxC6f20WU1m3Z47Qk7OvM52aF+nINaY4jpoZTSQ5hBaSONgLJLHm6tdDahofRXnRnJh/+tRI=;\n\t4:DTXrRg9R8OgKHCsMnu69Cslsk+BNMhPnivNKdr97QvTGAeH7lLyEYQUqHMRG7O0Wiqf4drV2PPknvuWTuzNSrXjUNt//qz0kKbIVTUMwQ4jIpB6mYWTpSXhvLxjqc9xKCq+SkT9gySdraNSuzCjHgS6s3GpjsZNLVrjuA9Ug/vVy4SVUnfmLLnD+LeABc4KpvcDmsfYHGSsJiDrILsGiBw1wm91Os7zbk2eY8+CFGPX+dHqwIVmDZbHaOAUdwNasNVqEvPEydMIPDVWnf9PIvg==", "=?us-ascii?Q?1; BN7PR07MB4897;\n\t23:HhQvTBao8r3aa2/gJAuxpQDwA0gU1ceNgixT9/k+m?=\n\tzujl8UqPtzJYVDt5tO6MGZRU9vPDGJCVaz2ZOPv2p2sLBefv9zigSHMIbt7/5VaSAe5ukunJ/qf6hmapNdFDAIB2ASzlyZdQi2lbS5T7HgwJkepMBYwNNeqm/Ndt5z0f9cEPe1bVQWv33nhb9O2JVXbjxjk+7hXT8g2j4qaq54jibLHatyy9aGYiBeSJ2MaPn15Xt35Jb+bMVhMQuqBaQQ7GZ0jXDLB62Al6v5HVXJBUhX1IuLmatDQ+FRHaEaVhPxXr7Dwm3xJfLXxPc4RkJjwwzktMqq5ENs1eLWz8sQn5BucFmJxA3e0F38GIQmWRL2Jlu9C94CeYMr2pRKW4LmfZRFg+Aw9ylZc4F1eMNynrIL3dBEmC31L82M7UoIai8bkqAzv1gCmc67PNkMeNkEugmfUHB5THLaQdtLaxIZAc/HRP38fv39M8H8t1zXYSDY6K2fdwAz+Ze0fr3ZssPl9mcQfNY+Ej/F78ZEqScdkYUh0/7tpYPvjJq+oEwFdre32xwQRcdXlpr7Q0avVBdP2k4OzK4NL3th0yw16u63woVlMIQ5QTw/8EmaRNGA0WSoahrYrepvU2XlAk7ZORxpzMEpi0pGVDBzZ7tdk3J4/nYRkcnyMGNzbIo1Zv8GNcvkf6rSW8BHw81gTNZJu0yjC1MKWOvoVGhZSiJ464Ihl12qP9U8YYWLsvV9eoEvF99sd2oY3Wz5oA2Qc55J59d4OJTb3d6oMUUGr6Hr2jftv8G8W5sd8SBt/s7vgzG3Mefm3KrLINPbUVsYoeiNfQOQucNcxk2H1FKuOKTNY9CL0TMOn6sBAAJGfQhYwmYlCYqhJY1Zqiu2up8gyPjkcnQ88yi3qsG48pH+Y+FCyz8KbMm1BfelYnL04HjyZZJN1jS6MASsfFVt0i/YkvKbbYcYNmdjImiuvyVAgSGVuX1RE9r+qnXus+cjkgrr4Kz6ep9Ru3uxNpqZa2MnWlVSBYuP84BDyVZH4g0T7xY503+wUCrpeLTwxyyk/z7TkzSDSkpqX8CimVwqmqY3eOLamJQb53PdcL2Q4gyaPSwIFJemQim11Yw2MrWvOPUqKS7+mtHGTXeLxQPVOpOEP8wkzGYnJTUZe4IyAmimsH45jVLRKE14i8ozyQ/tumEpiQl8kjDM9spIA/HTZwKdltJGd6rylAGA2RujI9jV8gmqWg62zYDdVW3Nbfuem3elyASgwnXBZikk/Xq5hTtqWt+5VzboDpcNzwdE/OgkDd2tNvGwB1Q==", "1; BN7PR07MB4897;\n\t6:egKS49eKGNBclZcj422RfS68lhbU9Re4PemBUUFBI/hDAmQIGlHw+O78G5P9Nyah2THcnrihq7+sVnGfRN7ZROMfmLgsmsn1z9HDQ+b2iQiQtPlhjUnqJMEIv7pEzmjfH7zA3fBCKJ6oJDh5QGFlIs4LRWKkvrdcFpGSPmk9fb3DbVjDHb6/LTenTZbpf+qf3R6/UcSYULpO8DXYf8VCttNoZB2VbOz1iJZABmkTR10cOyUeTz2DGzwjAifhyvDGn6wBgc97e9BhX8+EnBEwmbw3GqE8lYAcJHCvqsEU2DjCzxDGP6AO/vFain9kDjVmCXyLrv1kaQlGL9WFJ1djYmTpH+KrUcFLRNJrO6+Opb8xIWFw9LuofCjNP6JFlWxYYrmKgtvH01TC7my81j2il9LqsroJBHggV/X/jOOZwSeCwGy5Uf6pKjhGKIHdgmgBhS1TW0YxiX1BFC9vgNj23w==;\n\t5:ogWHx5w2gQ/kzXjui+r4NHzAIOkL1vSN6AoB1egy+Mlr3KgHaiO0HD9uSQWJqPsB0GRSpm6HM5XA27C58IulkhBduOo1iacqa64ImIy/ag4jcO7HrYB47Hl0rQ1FMFI5obSkeswwq9XOVlIKvZ7FTeoXo+fGUlGfNzXgcFA1Fzo=;\n\t7:WyfuvNijS2tT+OGPKjtW8DUZ3nIUmh4Sl4Ny1B8bIB4QU8MsC4zSrr6oDx09dCY/saoZTV0uLwrrnadCzKI1ahqkcsDQFX+/WRwvoxOJN2R5EJj0+d6+AAHBCAEeI0vIb9A+OMUpsgXmzmZne9U211S2DxG8CrojkzsbCdo9Ey4G7qh83aY1k8Eehneg1cfmmtmgzGyDjQ0XJZ6fkAcAHzmOd2LkZWwqyfeKg+OV3V5CMH+jYtAffHWVDr/4jrt9" ], "X-MS-TrafficTypeDiagnostic": "BN7PR07MB4897:", "X-Microsoft-Antispam-PRVS": "<BN7PR07MB48970D48B6BB2D3F9DB94365F8E70@BN7PR07MB4897.namprd07.prod.outlook.com>", "X-Exchange-Antispam-Report-Test": "UriScan:;", "X-MS-Exchange-SenderADCheck": "1", "X-Exchange-Antispam-Report-CFA-Test": "BCL:0; PCL:0;\n\tRULEID:(8211001083)(6040522)(2401047)(5005006)(8121501046)(3002001)(93006095)(10201501046)(3231355)(944501410)(52105095)(149066)(150057)(6041310)(20161123560045)(201703131423095)(201702281528075)(20161123555045)(201703061421075)(201703061406153)(20161123562045)(20161123564045)(20161123558120)(201708071742011)(7699051);\n\tSRVR:BN7PR07MB4897; BCL:0; PCL:0; RULEID:; SRVR:BN7PR07MB4897; ", "X-Forefront-PRVS": "08200063E9", "X-Forefront-Antispam-Report": "SFV:NSPM;\n\tSFS:(10009020)(396003)(366004)(376002)(136003)(346002)(39860400002)(199004)(189003)(42882007)(47776003)(106356001)(6666003)(186003)(5660300001)(26005)(68736007)(16526019)(8936002)(25786009)(6116002)(2906002)(81156014)(50226002)(305945005)(81166006)(7736002)(3846002)(105586002)(478600001)(8676002)(54906003)(110136005)(48376002)(16586007)(14444005)(6486002)(6506007)(50466002)(316002)(53936002)(386003)(51416003)(52116002)(76176011)(11346002)(6512007)(44832011)(446003)(36756003)(55236004)(956004)(2616005)(4744004)(486006)(4326008)(66066001)(97736004)(72206003)(476003);\n\tDIR:OUT; SFP:1101; SCL:1; SRVR:BN7PR07MB4897;\n\tH:ajoseph83.caveonetworks.com.com; FPR:; SPF:None; LANG:en;\n\tPTR:InfoNoRecords; A:1; MX:1; ", "Received-SPF": "None (protection.outlook.com: cavium.com does not designate\n\tpermitted sender hosts)", "X-Microsoft-Antispam-Message-Info": "DMHqM/R0cTcrzpZigZRhIX6mtrUPq/EUj+CW5Nn7T03NN1y9Ckx96/kIWvR4vRhODFlHImtIPEejz6gbBLdnVAM8z0DTsgm54TuQpV5h4+hqeNVDBHQqOHIxyN+W8aUYa2AQS2EHJyd0fmFVVhlpBICKTwODBETChSbrnjKiPyXsXkVrCkqoskgPUpCw0lbpKOoTaEM/zvWcUA3JgkONhNTvvnqqWcy8scaST92HgQ+aLpk5B8UkxNwz0HW2j5JbWj4lwz276NXS293Yx11dVUW/ILDKYDSrXNHxZ6/XTPuG7d2gO1wjCoEdd7/PkO+fKHvugR2pgpneocXyAQ2CynuBIdz+Zt+oLFx3H6UdjaQ=", "SpamDiagnosticOutput": "1:99", "SpamDiagnosticMetadata": "NSPM", "X-OriginatorOrg": "caviumnetworks.com", "X-MS-Exchange-CrossTenant-OriginalArrivalTime": "09 Oct 2018 09:09:12.5187\n\t(UTC)", "X-MS-Exchange-CrossTenant-Network-Message-Id": "cd0b7ad3-8ed1-49b4-a58b-08d62dc6e345", "X-MS-Exchange-CrossTenant-FromEntityHeader": "Hosted", "X-MS-Exchange-CrossTenant-Id": "711e4ccf-2e9b-4bcf-a551-4094005b6194", "X-MS-Exchange-Transport-CrossTenantHeadersStamped": "BN7PR07MB4897", "Subject": "[dpdk-dev] [PATCH v4 09/23] crypto/octeontx: add queue pair\n\tfunctions", "X-BeenThere": "dev@dpdk.org", "X-Mailman-Version": "2.1.15", "Precedence": "list", "List-Id": "DPDK patches and discussions <dev.dpdk.org>", "List-Unsubscribe": "<https://mails.dpdk.org/options/dev>,\n\t<mailto:dev-request@dpdk.org?subject=unsubscribe>", "List-Archive": "<http://mails.dpdk.org/archives/dev/>", "List-Post": "<mailto:dev@dpdk.org>", "List-Help": "<mailto:dev-request@dpdk.org?subject=help>", "List-Subscribe": "<https://mails.dpdk.org/listinfo/dev>,\n\t<mailto:dev-request@dpdk.org?subject=subscribe>", "Errors-To": "dev-bounces@dpdk.org", "Sender": "\"dev\" <dev-bounces@dpdk.org>" }, "content": "From: Murthy NSSR <nidadavolu.murthy@caviumnetworks.com>\n\nAdding queue pair setup and release functions\n\nSigned-off-by: Ankur Dwivedi <ankur.dwivedi@caviumnetworks.com>\nSigned-off-by: Anoob Joseph <anoob.joseph@caviumnetworks.com>\nSigned-off-by: Murthy NSSR <nidadavolu.murthy@caviumnetworks.com>\nSigned-off-by: Nithin Dabilpuram <nithin.dabilpuram@caviumnetworks.com>\nSigned-off-by: Ragothaman Jayaraman <rjayaraman@caviumnetworks.com>\nSigned-off-by: Srisivasubramanian S <ssrinivasan@caviumnetworks.com>\nSigned-off-by: Tejasree Kondoj <kondoj.tejasree@caviumnetworks.com>\n---\n drivers/common/cpt/cpt_common.h | 3 +\n drivers/common/cpt/cpt_hw_types.h | 3 +\n drivers/crypto/octeontx/otx_cryptodev_hw_access.c | 280 ++++++++++++++++++++++\n drivers/crypto/octeontx/otx_cryptodev_hw_access.h | 9 +\n drivers/crypto/octeontx/otx_cryptodev_ops.c | 82 ++++++-\n 5 files changed, 375 insertions(+), 2 deletions(-)", "diff": "diff --git a/drivers/common/cpt/cpt_common.h b/drivers/common/cpt/cpt_common.h\nindex 88f4902..7333c13 100644\n--- a/drivers/common/cpt/cpt_common.h\n+++ b/drivers/common/cpt/cpt_common.h\n@@ -15,6 +15,9 @@\n */\n #define CRYPTO_OCTEONTX\t\t0x1\n \n+#define CPT_COUNT_THOLD\t\t32\n+#define CPT_TIMER_THOLD\t\t0x3F\n+\n #define AE_TYPE 1\n #define SE_TYPE 2\n \ndiff --git a/drivers/common/cpt/cpt_hw_types.h b/drivers/common/cpt/cpt_hw_types.h\nindex 0a98621..cff59c7 100644\n--- a/drivers/common/cpt/cpt_hw_types.h\n+++ b/drivers/common/cpt/cpt_hw_types.h\n@@ -20,6 +20,9 @@\n #define CPT_VF_INTR_HWERR_MASK (1<<5)\n #define CPT_VF_INTR_FAULT_MASK (1<<6)\n \n+#define CPT_INST_SIZE (64)\n+#define CPT_NEXT_CHUNK_PTR_SIZE (8)\n+\n /*\n * CPT_INST_S software command definitions\n * Words EI (0-3)\ndiff --git a/drivers/crypto/octeontx/otx_cryptodev_hw_access.c b/drivers/crypto/octeontx/otx_cryptodev_hw_access.c\nindex 303bcc0..5e705a8 100644\n--- a/drivers/crypto/octeontx/otx_cryptodev_hw_access.c\n+++ b/drivers/crypto/octeontx/otx_cryptodev_hw_access.c\n@@ -1,11 +1,14 @@\n /* SPDX-License-Identifier: BSD-3-Clause\n * Copyright(c) 2018 Cavium, Inc\n */\n+#include <assert.h>\n #include <string.h>\n #include <unistd.h>\n \n #include <rte_branch_prediction.h>\n #include <rte_common.h>\n+#include <rte_errno.h>\n+#include <rte_memzone.h>\n \n #include \"otx_cryptodev_hw_access.h\"\n #include \"otx_cryptodev_mbox.h\"\n@@ -177,6 +180,133 @@ otx_cpt_clear_dovf_intr(struct cpt_vf *cptvf)\n \t\t CPTX_VQX_MISC_INT(0, 0), vqx_misc_int.u);\n }\n \n+/* Write to VQX_CTL register\n+ */\n+static void\n+otx_cpt_write_vq_ctl(struct cpt_vf *cptvf, bool val)\n+{\n+\tcptx_vqx_ctl_t vqx_ctl;\n+\n+\tvqx_ctl.u = CPT_READ_CSR(CPT_CSR_REG_BASE(cptvf),\n+\t\t\t\t CPTX_VQX_CTL(0, 0));\n+\tvqx_ctl.s.ena = val;\n+\tCPT_WRITE_CSR(CPT_CSR_REG_BASE(cptvf),\n+\t\t CPTX_VQX_CTL(0, 0), vqx_ctl.u);\n+}\n+\n+/* Write to VQX_INPROG register\n+ */\n+static void\n+otx_cpt_write_vq_inprog(struct cpt_vf *cptvf, uint8_t val)\n+{\n+\tcptx_vqx_inprog_t vqx_inprg;\n+\n+\tvqx_inprg.u = CPT_READ_CSR(CPT_CSR_REG_BASE(cptvf),\n+\t\t\t\t CPTX_VQX_INPROG(0, 0));\n+\tvqx_inprg.s.inflight = val;\n+\tCPT_WRITE_CSR(CPT_CSR_REG_BASE(cptvf),\n+\t\t CPTX_VQX_INPROG(0, 0), vqx_inprg.u);\n+}\n+\n+/* Write to VQX_DONE_WAIT NUMWAIT register\n+ */\n+static void\n+otx_cpt_write_vq_done_numwait(struct cpt_vf *cptvf, uint32_t val)\n+{\n+\tcptx_vqx_done_wait_t vqx_dwait;\n+\n+\tvqx_dwait.u = CPT_READ_CSR(CPT_CSR_REG_BASE(cptvf),\n+\t\t\t\t CPTX_VQX_DONE_WAIT(0, 0));\n+\tvqx_dwait.s.num_wait = val;\n+\tCPT_WRITE_CSR(CPT_CSR_REG_BASE(cptvf),\n+\t\t CPTX_VQX_DONE_WAIT(0, 0), vqx_dwait.u);\n+}\n+\n+/* Write to VQX_DONE_WAIT NUM_WAIT register\n+ */\n+static void\n+otx_cpt_write_vq_done_timewait(struct cpt_vf *cptvf, uint16_t val)\n+{\n+\tcptx_vqx_done_wait_t vqx_dwait;\n+\n+\tvqx_dwait.u = CPT_READ_CSR(CPT_CSR_REG_BASE(cptvf),\n+\t\t\t\t CPTX_VQX_DONE_WAIT(0, 0));\n+\tvqx_dwait.s.time_wait = val;\n+\tCPT_WRITE_CSR(CPT_CSR_REG_BASE(cptvf),\n+\t\t CPTX_VQX_DONE_WAIT(0, 0), vqx_dwait.u);\n+}\n+\n+/* Write to VQX_SADDR register\n+ */\n+static void\n+otx_cpt_write_vq_saddr(struct cpt_vf *cptvf, uint64_t val)\n+{\n+\tcptx_vqx_saddr_t vqx_saddr;\n+\n+\tvqx_saddr.u = val;\n+\tCPT_WRITE_CSR(CPT_CSR_REG_BASE(cptvf),\n+\t\t CPTX_VQX_SADDR(0, 0), vqx_saddr.u);\n+}\n+\n+static void\n+otx_cpt_vfvq_init(struct cpt_vf *cptvf)\n+{\n+\tuint64_t base_addr = 0;\n+\n+\t/* Disable the VQ */\n+\totx_cpt_write_vq_ctl(cptvf, 0);\n+\n+\t/* Reset the doorbell */\n+\totx_cpt_write_vq_doorbell(cptvf, 0);\n+\t/* Clear inflight */\n+\totx_cpt_write_vq_inprog(cptvf, 0);\n+\n+\t/* Write VQ SADDR */\n+\tbase_addr = (uint64_t)(cptvf->cqueue.chead[0].dma_addr);\n+\totx_cpt_write_vq_saddr(cptvf, base_addr);\n+\n+\t/* Configure timerhold / coalescence */\n+\totx_cpt_write_vq_done_timewait(cptvf, CPT_TIMER_THOLD);\n+\totx_cpt_write_vq_done_numwait(cptvf, CPT_COUNT_THOLD);\n+\n+\t/* Enable the VQ */\n+\totx_cpt_write_vq_ctl(cptvf, 1);\n+}\n+\n+static int\n+cpt_vq_init(struct cpt_vf *cptvf, uint8_t group)\n+{\n+\tint err;\n+\n+\t/* Convey VQ LEN to PF */\n+\terr = otx_cpt_send_vq_size_msg(cptvf);\n+\tif (err) {\n+\t\tCPT_LOG_ERR(\"%s: PF not responding to QLEN msg\",\n+\t\t\t cptvf->dev_name);\n+\t\terr = -EBUSY;\n+\t\tgoto cleanup;\n+\t}\n+\n+\t/* CPT VF device initialization */\n+\totx_cpt_vfvq_init(cptvf);\n+\n+\t/* Send msg to PF to assign currnet Q to required group */\n+\tcptvf->vfgrp = group;\n+\terr = otx_cpt_send_vf_grp_msg(cptvf, group);\n+\tif (err) {\n+\t\tCPT_LOG_ERR(\"%s: PF not responding to VF_GRP msg\",\n+\t\t\t cptvf->dev_name);\n+\t\terr = -EBUSY;\n+\t\tgoto cleanup;\n+\t}\n+\n+\tCPT_LOG_DP_DEBUG(\"%s: %s done\", cptvf->dev_name, __func__);\n+\treturn 0;\n+\n+cleanup:\n+\treturn err;\n+}\n+\n void\n otx_cpt_poll_misc(struct cpt_vf *cptvf)\n {\n@@ -263,6 +393,156 @@ otx_cpt_deinit_device(void *dev)\n }\n \n int\n+otx_cpt_get_resource(void *dev, uint8_t group, struct cpt_instance **instance)\n+{\n+\tint ret = -ENOENT, len, qlen, i;\n+\tint chunk_len, chunks, chunk_size;\n+\tstruct cpt_vf *cptvf = (struct cpt_vf *)dev;\n+\tstruct cpt_instance *cpt_instance;\n+\tstruct command_chunk *chunk_head = NULL, *chunk_prev = NULL;\n+\tstruct command_chunk *chunk = NULL;\n+\tuint8_t *mem;\n+\tconst struct rte_memzone *rz;\n+\tuint64_t dma_addr = 0, alloc_len, used_len;\n+\tuint64_t *next_ptr;\n+\tuint64_t pg_sz = sysconf(_SC_PAGESIZE);\n+\n+\tCPT_LOG_DP_DEBUG(\"Initializing cpt resource %s\", cptvf->dev_name);\n+\n+\tcpt_instance = &cptvf->instance;\n+\n+\tmemset(&cptvf->cqueue, 0, sizeof(cptvf->cqueue));\n+\tmemset(&cptvf->pqueue, 0, sizeof(cptvf->pqueue));\n+\n+\t/* Chunks are of fixed size buffers */\n+\tchunks = DEFAULT_CMD_QCHUNKS;\n+\tchunk_len = DEFAULT_CMD_QCHUNK_SIZE;\n+\n+\tqlen = chunks * chunk_len;\n+\t/* Chunk size includes 8 bytes of next chunk ptr */\n+\tchunk_size = chunk_len * CPT_INST_SIZE + CPT_NEXT_CHUNK_PTR_SIZE;\n+\n+\t/* For command chunk structures */\n+\tlen = chunks * RTE_ALIGN(sizeof(struct command_chunk), 8);\n+\n+\t/* For pending queue */\n+\tlen += qlen * RTE_ALIGN(sizeof(struct rid), 8);\n+\n+\t/* So that instruction queues start as pg size aligned */\n+\tlen = RTE_ALIGN(len, pg_sz);\n+\n+\t/* For Instruction queues */\n+\tlen += chunks * RTE_ALIGN(chunk_size, 128);\n+\n+\t/* Wastage after instruction queues */\n+\tlen = RTE_ALIGN(len, pg_sz);\n+\n+\trz = rte_memzone_reserve_aligned(cptvf->dev_name, len, cptvf->node,\n+\t\t\t\t\t RTE_MEMZONE_SIZE_HINT_ONLY |\n+\t\t\t\t\t RTE_MEMZONE_256MB,\n+\t\t\t\t\t RTE_CACHE_LINE_SIZE);\n+\tif (!rz) {\n+\t\tret = rte_errno;\n+\t\tgoto cleanup;\n+\t}\n+\n+\tmem = rz->addr;\n+\tdma_addr = rz->phys_addr;\n+\talloc_len = len;\n+\n+\tmemset(mem, 0, len);\n+\n+\tcpt_instance->rsvd = (uintptr_t)rz;\n+\n+\t/* Pending queue setup */\n+\tcptvf->pqueue.rid_queue = (struct rid *)mem;\n+\tcptvf->pqueue.enq_tail = 0;\n+\tcptvf->pqueue.deq_head = 0;\n+\tcptvf->pqueue.pending_count = 0;\n+\n+\tmem += qlen * RTE_ALIGN(sizeof(struct rid), 8);\n+\tlen -= qlen * RTE_ALIGN(sizeof(struct rid), 8);\n+\tdma_addr += qlen * RTE_ALIGN(sizeof(struct rid), 8);\n+\n+\t/* Alignment wastage */\n+\tused_len = alloc_len - len;\n+\tmem += RTE_ALIGN(used_len, pg_sz) - used_len;\n+\tlen -= RTE_ALIGN(used_len, pg_sz) - used_len;\n+\tdma_addr += RTE_ALIGN(used_len, pg_sz) - used_len;\n+\n+\t/* Init instruction queues */\n+\tchunk_head = &cptvf->cqueue.chead[0];\n+\ti = qlen;\n+\n+\tchunk_prev = NULL;\n+\tfor (i = 0; i < DEFAULT_CMD_QCHUNKS; i++) {\n+\t\tint csize;\n+\n+\t\tchunk = &cptvf->cqueue.chead[i];\n+\t\tchunk->head = mem;\n+\t\tchunk->dma_addr = dma_addr;\n+\n+\t\tcsize = RTE_ALIGN(chunk_size, 128);\n+\t\tmem += csize;\n+\t\tdma_addr += csize;\n+\t\tlen -= csize;\n+\n+\t\tif (chunk_prev) {\n+\t\t\tnext_ptr = (uint64_t *)(chunk_prev->head +\n+\t\t\t\t\t\tchunk_size - 8);\n+\t\t\t*next_ptr = (uint64_t)chunk->dma_addr;\n+\t\t}\n+\t\tchunk_prev = chunk;\n+\t}\n+\t/* Circular loop */\n+\tnext_ptr = (uint64_t *)(chunk_prev->head + chunk_size - 8);\n+\t*next_ptr = (uint64_t)chunk_head->dma_addr;\n+\n+\tassert(!len);\n+\n+\t/* This is used for CPT(0)_PF_Q(0..15)_CTL.size config */\n+\tcptvf->qsize = chunk_size / 8;\n+\tcptvf->cqueue.qhead = chunk_head->head;\n+\tcptvf->cqueue.idx = 0;\n+\tcptvf->cqueue.cchunk = 0;\n+\n+\tif (cpt_vq_init(cptvf, group)) {\n+\t\tCPT_LOG_ERR(\"Failed to initialize CPT VQ of device %s\",\n+\t\t\t cptvf->dev_name);\n+\t\tret = -EBUSY;\n+\t\tgoto cleanup;\n+\t}\n+\n+\t*instance = cpt_instance;\n+\n+\tCPT_LOG_DP_DEBUG(\"Crypto device (%s) initialized\", cptvf->dev_name);\n+\n+\treturn 0;\n+cleanup:\n+\trte_memzone_free(rz);\n+\t*instance = NULL;\n+\treturn ret;\n+}\n+\n+int\n+otx_cpt_put_resource(struct cpt_instance *instance)\n+{\n+\tstruct cpt_vf *cptvf = (struct cpt_vf *)instance;\n+\tstruct rte_memzone *rz;\n+\n+\tif (!cptvf) {\n+\t\tCPT_LOG_ERR(\"Invalid CPTVF handle\");\n+\t\treturn -EINVAL;\n+\t}\n+\n+\tCPT_LOG_DP_DEBUG(\"Releasing cpt device %s\", cptvf->dev_name);\n+\n+\trz = (struct rte_memzone *)instance->rsvd;\n+\trte_memzone_free(rz);\n+\treturn 0;\n+}\n+\n+int\n otx_cpt_start_device(void *dev)\n {\n \tint rc;\ndiff --git a/drivers/crypto/octeontx/otx_cryptodev_hw_access.h b/drivers/crypto/octeontx/otx_cryptodev_hw_access.h\nindex b795983..2698df6 100644\n--- a/drivers/crypto/octeontx/otx_cryptodev_hw_access.h\n+++ b/drivers/crypto/octeontx/otx_cryptodev_hw_access.h\n@@ -17,6 +17,9 @@\n \n /* Default command queue length */\n #define DEFAULT_CMD_QCHUNKS\t\t2\n+#define DEFAULT_CMD_QCHUNK_SIZE\t\t1023\n+#define DEFAULT_CMD_QLEN \\\n+\t\t(DEFAULT_CMD_QCHUNK_SIZE * DEFAULT_CMD_QCHUNKS)\n \n #define CPT_CSR_REG_BASE(cpt)\t\t((cpt)->reg_base)\n \n@@ -147,6 +150,12 @@ int\n otx_cpt_deinit_device(void *dev);\n \n int\n+otx_cpt_get_resource(void *dev, uint8_t group, struct cpt_instance **instance);\n+\n+int\n+otx_cpt_put_resource(struct cpt_instance *instance);\n+\n+int\n otx_cpt_start_device(void *cptvf);\n \n void\ndiff --git a/drivers/crypto/octeontx/otx_cryptodev_ops.c b/drivers/crypto/octeontx/otx_cryptodev_ops.c\nindex 905b37a..ed33334 100644\n--- a/drivers/crypto/octeontx/otx_cryptodev_ops.c\n+++ b/drivers/crypto/octeontx/otx_cryptodev_ops.c\n@@ -23,6 +23,11 @@ static struct rte_mempool *otx_cpt_meta_pool;\n static int otx_cpt_op_mlen;\n static int otx_cpt_op_sb_mlen;\n \n+/* Forward declarations */\n+\n+static int\n+otx_cpt_que_pair_release(struct rte_cryptodev *dev, uint16_t que_pair_id);\n+\n /*\n * Initializes global variables used by fast-path code\n *\n@@ -131,9 +136,16 @@ static int\n otx_cpt_dev_close(struct rte_cryptodev *c_dev)\n {\n \tvoid *cptvf = c_dev->data->dev_private;\n+\tint i, ret;\n \n \tCPT_PMD_INIT_FUNC_TRACE();\n \n+\tfor (i = 0; i < c_dev->data->nb_queue_pairs; i++) {\n+\t\tret = otx_cpt_que_pair_release(c_dev, i);\n+\t\tif (ret)\n+\t\t\treturn ret;\n+\t}\n+\n \totx_cpt_periodic_alarm_stop(cptvf);\n \totx_cpt_deinit_device(cptvf);\n \n@@ -168,6 +180,72 @@ otx_cpt_stats_reset(struct rte_cryptodev *dev __rte_unused)\n \tCPT_PMD_INIT_FUNC_TRACE();\n }\n \n+static int\n+otx_cpt_que_pair_setup(struct rte_cryptodev *dev,\n+\t\t uint16_t que_pair_id,\n+\t\t const struct rte_cryptodev_qp_conf *qp_conf,\n+\t\t int socket_id __rte_unused,\n+\t\t struct rte_mempool *session_pool __rte_unused)\n+{\n+\tvoid *cptvf = dev->data->dev_private;\n+\tstruct cpt_instance *instance = NULL;\n+\tstruct rte_pci_device *pci_dev;\n+\tint ret = -1;\n+\n+\tCPT_PMD_INIT_FUNC_TRACE();\n+\n+\tif (dev->data->queue_pairs[que_pair_id] != NULL) {\n+\t\tret = otx_cpt_que_pair_release(dev, que_pair_id);\n+\t\tif (ret)\n+\t\t\treturn ret;\n+\t}\n+\n+\tif (qp_conf->nb_descriptors > DEFAULT_CMD_QLEN) {\n+\t\tCPT_LOG_INFO(\"Number of descriptors too big %d, using default \"\n+\t\t\t \"queue length of %d\", qp_conf->nb_descriptors,\n+\t\t\t DEFAULT_CMD_QLEN);\n+\t}\n+\n+\tpci_dev = RTE_DEV_TO_PCI(dev->device);\n+\n+\tif (pci_dev->mem_resource[0].addr == NULL) {\n+\t\tCPT_LOG_ERR(\"PCI mem address null\");\n+\t\treturn -EIO;\n+\t}\n+\n+\tret = otx_cpt_get_resource(cptvf, 0, &instance);\n+\tif (ret != 0) {\n+\t\tCPT_LOG_ERR(\"Error getting instance handle from device %s : \"\n+\t\t\t \"ret = %d\", dev->data->name, ret);\n+\t\treturn ret;\n+\t}\n+\n+\tinstance->queue_id = que_pair_id;\n+\tdev->data->queue_pairs[que_pair_id] = instance;\n+\n+\treturn 0;\n+}\n+\n+static int\n+otx_cpt_que_pair_release(struct rte_cryptodev *dev, uint16_t que_pair_id)\n+{\n+\tstruct cpt_instance *instance = dev->data->queue_pairs[que_pair_id];\n+\tint ret;\n+\n+\tCPT_PMD_INIT_FUNC_TRACE();\n+\n+\tret = otx_cpt_put_resource(instance);\n+\tif (ret != 0) {\n+\t\tCPT_LOG_ERR(\"Error putting instance handle of device %s : \"\n+\t\t\t \"ret = %d\", dev->data->name, ret);\n+\t\treturn ret;\n+\t}\n+\n+\tdev->data->queue_pairs[que_pair_id] = NULL;\n+\n+\treturn 0;\n+}\n+\n static struct rte_cryptodev_ops cptvf_ops = {\n \t/* Device related operations */\n \t.dev_configure = otx_cpt_dev_config,\n@@ -178,8 +256,8 @@ static struct rte_cryptodev_ops cptvf_ops = {\n \n \t.stats_get = otx_cpt_stats_get,\n \t.stats_reset = otx_cpt_stats_reset,\n-\t.queue_pair_setup = NULL,\n-\t.queue_pair_release = NULL,\n+\t.queue_pair_setup = otx_cpt_que_pair_setup,\n+\t.queue_pair_release = otx_cpt_que_pair_release,\n \t.queue_pair_count = NULL,\n \n \t/* Crypto related operations */\n", "prefixes": [ "v4", "09/23" ] }