Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/44205/?format=api
{ "id": 44205, "url": "http://patches.dpdk.org/api/patches/44205/?format=api", "web_url": "http://patches.dpdk.org/project/dpdk/patch/1536033560-21541-26-git-send-email-ajoseph@caviumnetworks.com/", "project": { "id": 1, "url": "http://patches.dpdk.org/api/projects/1/?format=api", "name": "DPDK", "link_name": "dpdk", "list_id": "dev.dpdk.org", "list_email": "dev@dpdk.org", "web_url": "http://core.dpdk.org", "scm_url": "git://dpdk.org/dpdk", "webscm_url": "http://git.dpdk.org/dpdk", "list_archive_url": "https://inbox.dpdk.org/dev", "list_archive_url_format": "https://inbox.dpdk.org/dev/{}", "commit_url_format": "" }, "msgid": "<1536033560-21541-26-git-send-email-ajoseph@caviumnetworks.com>", "list_archive_url": "https://inbox.dpdk.org/dev/1536033560-21541-26-git-send-email-ajoseph@caviumnetworks.com", "date": "2018-09-04T03:59:12", "name": "[v2,25/33] common/cpt: add support for kasumi", "commit_ref": null, "pull_url": null, "state": "superseded", "archived": true, "hash": "22f36cafab0dc7e21d98b8b0f695928b28cd170e", "submitter": { "id": 891, "url": "http://patches.dpdk.org/api/people/891/?format=api", "name": "Anoob Joseph", "email": "ajoseph@caviumnetworks.com" }, "delegate": { "id": 6690, "url": "http://patches.dpdk.org/api/users/6690/?format=api", "username": "akhil", "first_name": "akhil", "last_name": "goyal", "email": "gakhil@marvell.com" }, "mbox": "http://patches.dpdk.org/project/dpdk/patch/1536033560-21541-26-git-send-email-ajoseph@caviumnetworks.com/mbox/", "series": [ { "id": 1164, "url": "http://patches.dpdk.org/api/series/1164/?format=api", "web_url": "http://patches.dpdk.org/project/dpdk/list/?series=1164", "date": "2018-09-04T03:58:47", "name": "Adding Cavium's OcteonTX crypto PMD", "version": 2, "mbox": "http://patches.dpdk.org/series/1164/mbox/" } ], "comments": "http://patches.dpdk.org/api/patches/44205/comments/", "check": "success", "checks": "http://patches.dpdk.org/api/patches/44205/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<dev-bounces@dpdk.org>", "X-Original-To": "patchwork@dpdk.org", "Delivered-To": "patchwork@dpdk.org", "Received": [ "from [92.243.14.124] (localhost [127.0.0.1])\n\tby dpdk.org (Postfix) with ESMTP id 3DA0D199AE;\n\tTue, 4 Sep 2018 06:03:42 +0200 (CEST)", "from NAM02-CY1-obe.outbound.protection.outlook.com\n\t(mail-cys01nam02on0079.outbound.protection.outlook.com\n\t[104.47.37.79]) by dpdk.org (Postfix) with ESMTP id 309448E60\n\tfor <dev@dpdk.org>; Tue, 4 Sep 2018 06:03:40 +0200 (CEST)", "from ajoseph83.caveonetworks.com.com (115.113.156.2) by\n\tBYAPR07MB4902.namprd07.prod.outlook.com (2603:10b6:a02:ef::25) with\n\tMicrosoft SMTP Server (version=TLS1_2,\n\tcipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n\t15.20.1101.15; Tue, 4 Sep 2018 04:03:35 +0000" ], "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n\td=CAVIUMNETWORKS.onmicrosoft.com; s=selector1-cavium-com;\n\th=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n\tbh=zcsMXwjtIiDTSOuTaduAcJKJnIhT76fU7IkhcNoM058=;\n\tb=E7z6mDSgFOKns3RuQQm1RsBRrWyYXDIvTLk54GxH/gfW7dfuglM59p5pwSMzy+UJx5Rl0re6VXr+ITeRTOKYv8mK2Lr8GNjegRoJreEHJKWaysPoapknDZ2gbBnTxzEcGLTdJ7wJ77dnQ4dP3nlX3jnUg9l4O49pE7w33nTP2UM=", "Authentication-Results": "spf=none (sender IP is )\n\tsmtp.mailfrom=Anoob.Joseph@cavium.com; ", "From": "Anoob Joseph <ajoseph@caviumnetworks.com>", "To": "Akhil Goyal <akhil.goyal@nxp.com>,\n\tPablo de Lara <pablo.de.lara.guarch@intel.com>,\n\tThomas Monjalon <thomas@monjalon.net>", "Cc": "Srisivasubramanian S <ssrinivasan@caviumnetworks.com>,\n\tJerin Jacob <jerin.jacob@caviumnetworks.com>,\n\tNarayana Prasad <narayanaprasad.athreya@caviumnetworks.com>,\n\tdev@dpdk.org, Ankur Dwivedi <ankur.dwivedi@caviumnetworks.com>,\n\tAnoob Joseph <anoob.joseph@caviumnetworks.com>,\n\tMurthy NSSR <nidadavolu.murthy@caviumnetworks.com>,\n\tNithin Dabilpuram <nithin.dabilpuram@caviumnetworks.com>,\n\tRagothaman Jayaraman <rjayaraman@caviumnetworks.com>,\n\tTejasree Kondoj <kondoj.tejasree@caviumnetworks.com>", "Date": "Tue, 4 Sep 2018 09:29:12 +0530", "Message-Id": "<1536033560-21541-26-git-send-email-ajoseph@caviumnetworks.com>", "X-Mailer": "git-send-email 2.7.4", "In-Reply-To": "<1536033560-21541-1-git-send-email-ajoseph@caviumnetworks.com>", "References": "<1528476325-15585-1-git-send-email-anoob.joseph@caviumnetworks.com>\n\t<1536033560-21541-1-git-send-email-ajoseph@caviumnetworks.com>", "MIME-Version": "1.0", "Content-Type": "text/plain", "X-Originating-IP": "[115.113.156.2]", "X-ClientProxiedBy": "BMXPR01CA0023.INDPRD01.PROD.OUTLOOK.COM\n\t(2603:1096:b00:d::33) To BYAPR07MB4902.namprd07.prod.outlook.com\n\t(2603:10b6:a02:ef::25)", "X-MS-PublicTrafficType": "Email", "X-MS-Office365-Filtering-Correlation-Id": "1780a8fe-8f37-48b8-41a9-08d6121b6521", "X-Microsoft-Antispam": "BCL:0; PCL:0;\n\tRULEID:(7020095)(4652040)(8989137)(4534165)(4627221)(201703031133081)(201702281549075)(8990107)(5600074)(711020)(2017052603328)(7153060)(7193020);\n\tSRVR:BYAPR07MB4902; ", "X-Microsoft-Exchange-Diagnostics": [ "1; BYAPR07MB4902;\n\t3:J0Ux7buZMQr6LBsLb/cuaPEr3shlCY8Z7zD75F41Km46rG6Ubf5Hr7Lv25QA/532it4KqRd0eAC5Xbh/Bo9eMDeOaOl6IXWs2K8UrNpOCAmNzeb3y5J6KQi0++UNyT3H2g3ltswgGNBry6adFoIHHQxC7htT0GfXgcWduDPbb8dI+5fleKjFnlFQtFzbvHw8GeIi9Rlru4iMcOPI/BQ+38H/5T4VM64r7auKGPV/uiFALxuQP9L/spPDX7S5oH2t;\n\t25:yZW3wCKuRtFe4kDDdPNwsdzq5iC5wYWAhifetpT2u3hvYgcY3anfydnOGzFWrnYq6kcfcSWvNFZqs1qe0MAs9VAlMNsqaI+0P3YvYcfhc4Cd5oACWM9vvoMDdOESI5CFaJzcTbhSm5UJ9Od+tUoYFr/n80c+G2wtxGamzPjTIjqrkNVKWpV7ON7YIUywouKXkVOGrUGtDIulV1TWknFjft+s425Rm8NjxiGiaZzsKikdDIR7+g+ib3yKXpRAtDuAkdvmuWWl2FAYpobS5SkmXDY6pXzRdMjwvIAkhHmnPVaibA8OzGO6fs0Oc0lMdmD95TbKz/hMQJ9Us3vKil5CVw==;\n\t31:3ed0YAOM3EDqvB3p5Ym8Zp/nG3QY+X2IYAGGlVhyS/fEbq88Q0GJoL+GgmjroHdWOtCgwLF0l/U0GOUntuKJ33McVgpUuOYpM3g8qf4imWmqLwGd379V7AIcf79uLYWtSpydoRYjFft3N9qXyyLZLSKNDqTmWaGIWF9uEkdvLZdQGwZPyVEELfumgtd+6h+3j+/jLJwQFM7vACZLvJB1zb36n1Wviu8bsueCO0K3Xdo=", "1; BYAPR07MB4902;\n\t20:fEuE74CLGAV7J52RPg7H0LoNVh2iDzOYAFhi/tw/WNVSYRX4ve5A4Za+S3TeACjJP8jKxX1jLaqmhBFCXP0/D3E2gfN6XDAKdYouqcYOLusPRR4k6k5IquIUqlndyNWeKWhg9t9r3xu/vctDFrlGGcy4iJlwjmYaPKuJ+0RPaSFrZIvn2fgp9JIA/eUdY4du3RrBLIqOVbAygi+rH4gSfdq7OWze7oT2MCxVLGHZrVy/F012kH2KThmM5FMkJcE1n2lLf1nhVC9flIsfT0E1jyqI39KlSh4hqIK12psQXlVP6nN0qCynPRQNNrlPVlxmJ+9vdQXI6QWhUT+zbG5ozXNvuDfowZJLTIsi0KMUwUQtmfeojBCtZJG6RDPL8/gI7FUUg5foFht1GmyxL95vx7/X2TXP51zr+01Oo/44Lc0r1JjDpfmcLvt74X+c6PQtpknfi7c2VfrnLDRZFzx6jnMxznumwgQBZmVYC8T9rgLQG0EuSf22eFtWDtgKCPNxJYt2xydkyuQonFurTMYHzkpqbHevcEooKYYh1G1tC5up9nYJUvZWBOAJaTB7XWfaz9/5pBAEvzjIVXxyedRwNnMrBbbr+vpCF6nXNlibJS0=;\n\t4:EK0DLaqGbb6Yeurre6tRMU/coFs943bCK4ldeBu3hMUWf4EcV5bv5+Le0lir6MUIjA8fYZYgR2aaq7HA63dvAKm5egLoxAfSg2KEwfsVuhELyYfQR16QMKaa6qvwW7Rlv7dZFML/b2CfIYI+rUJhHwpCXgGPCUavooS5ICWFVb/3uW4zNQBT5/sPTHmj2x/uykMBbtfnF7zsoSxxntK/vWZIIlbBjfg5U9EPpyoZT4WDhi06QV374meRrvJ+PHRcKa5Mpz1heakwAfoqMd7npw==", "=?us-ascii?Q?1; BYAPR07MB4902;\n\t23:BYsCt37Ej4IMddd3JqSu2taChpjBAUk6hOH7KJiPX?=\n\tRHJrB65q6IicAQN6zNcohNt+WynbgS0Xin00ZiqxgZxtQCueAGiOtOefOCcQDfaUgk1QwO4qSJWfpFAiMZJN+eWVhxmluSP0fp5WCZm5tYpvKnmU4mXGCKK1yBlC37cPVEcNN3Xl5//f12QR+xP9XSluGptzFHszej39fKaLv3RMjZZ1BiW+1UsaQhG8ayx7FQnldxgfi2XDsvpiaanf7r9omb2P+B+wsfWgIVTG6RaUBA/FrKLP6xB8Dzu/4eeHZWNbXHlgJwUKnuF9h+Xg/pUKCNsKWdjUDxG8w0hz8V251RxyOcOIij3Youc7+SoLaUvBAs2bV/EbYueUX8GFG+xuJpSFggZ2VS8uBatO/Y8tdnZC5uW7HH9TdyanmUXHKYtVkZ5s/GShXXg8KF1vUQjn+XJnarwlPbhjkip0rGlx0+Nz5Lcjg/n2HevM+tH6Qz6p7SfSyXMNv6NZGBp5D3y3XoI5pv3+Apkbc4ldrKX72XIdEg4dUXzMsXXXhoshYjPdLFaPKUBJxTJsfnTWx1AWW+T0ZS6W9hGVD27vDv66k8+A5/zovY+5MBr14RUm1/aDv0QkSKB2B1oukQPbIilebKKe23+UFGOEcfqWqjh/kYv4C1D3y/+4zOlrBbtMA4Rhaty6TT0PsqVtb/ghX+VZeYHR4J9HTasEPJ6aWIKgnPjKYSBrbuuUevGcxgzDU2OsW8JkQzMp1nUTfrM3Bj6jeJUHr9dJkEQYGmPtKnGKHPQWMklLPfmbM4rzrifrORyoGB20ZQdH4YUm+uph7ezZhXmJBCFMb+X/caaou4Bd0Uqx8yEPu0Nk1FcJt7xLZzlG8tCAZhRabYuppfeIT/IfnhVbG3IsCkXtcbnWX0ORh1xVeoS5DffB1FXv2xXS1P6c41NlaQaFRM8U/UNDU5WeRsrqYKpR12zlzsv60+I/R+jA0liNASrLCWdQDWV+q6QmxLicIfVm8yQauI9GudJv79Er8AdPZ7dmIwkqHN2R+3nDYc1tR+mUfaA5CW47eLXO/UP53RtZNtXZs6+XvunK8Aq0XMnzyNUDp9LXhGCvgU8KwlPi+yAPpKE/DaGlL5RcuMgT0H1zS8zbVAqSn0BunoHrHB06L4P+VnehjGZdUC4WWepmOb5R8tkWfTwp+FpC9Mjr4Mg33CJHa/02yIKxQko/fZbG4iuFGgwYIcePlfD/lZxC4i4hatDq/jVjmg=", "1; BYAPR07MB4902;\n\t6:TVlxgqibjgoI3qnQMA4wCgQ2sNTRLm/jXEDRp9hWZ8pWAp40+kSK69VTC8MBI2g82oaBKX1HhZKYhLr9br9Wp7mgJ4DC8WwuACd3e3x64I/jcXlXd5aT3ax/bM9XM9idXM9koxAQ3RKOX5eQUF/1XcKxvKPgqSGHEh4MvE+W5BCkI4mVMAT5v1lKiQTpwH9ZqkSjZl+CubxwfE9zjoM+3CmOvwE36G9L+Q0xnYqCnkXQo27vBwbbM4tQr+Ra0EwBebmGzS9MNkVijNcTem1VcxjW6OSPMb/rbl+xIsY1ikC6FKX9akBG/bTabAg0xpDY8F7e2xB1dE/s8XuLNocvLJDpna85pVi4qYynq7/hVHT/A3etvupj0BZYrZ89m6aE70JzMBMZ+4Q/IXiLobKLd1iTun3RW/AK0DPCV0iS+Z30RO9gJhnCVegQlAUrm/tFtfCFhOk+u8upWsuYFZLafg==;\n\t5:GgB5krlORR3+9tKjSee13OFs62HMOOSqjp3MlqYt2QnpGeqmPpx0WM6eSqJGOyWU8g/b5ljH4obtx42BlTa/SBsrxxjz8fIdjheGKWUbtsXAMDguUq5iCqhGBimfLs3jMrXUsolzNBULNd7fdO8fUCrX2fLXva2JdL+KsdmKBBM=;\n\t7:y6JeCAffkreug/6YwS8fmFjKpcBKNGuTx1Pri6XvK3XXm8o0NeIsoVRPNuEt0ASnvNO+jzdqPfMZPXnLY8z7ErqGwVLAmEqCEeP48pMos+wwAszlUzjmzYKjx0FsHCDuTRrfZbvc0C8aBpXEKwNeOhcKN8Syb+F/n2cgiWZVRkUiHVu0BRXN70l6XI42Xh89cAuu8mh+Yu9era8JgxgCeIfU459OzatG5HU7AYON6pXTw+94ExVvgq6V5J3ZcDxA" ], "X-MS-TrafficTypeDiagnostic": "BYAPR07MB4902:", "X-Microsoft-Antispam-PRVS": "<BYAPR07MB4902C46AAA6EA648794AE657F8030@BYAPR07MB4902.namprd07.prod.outlook.com>", "X-Exchange-Antispam-Report-Test": "UriScan:;", "X-MS-Exchange-SenderADCheck": "1", "X-Exchange-Antispam-Report-CFA-Test": "BCL:0; PCL:0;\n\tRULEID:(8211001083)(6040522)(2401047)(8121501046)(5005006)(10201501046)(93006095)(3231311)(944501410)(52105095)(3002001)(149027)(150027)(6041310)(20161123562045)(20161123564045)(20161123560045)(201703131423095)(201702281528075)(20161123555045)(201703061421075)(201703061406153)(20161123558120)(201708071742011)(7699016);\n\tSRVR:BYAPR07MB4902; BCL:0; PCL:0; RULEID:; SRVR:BYAPR07MB4902; ", "X-Forefront-PRVS": "0785459C39", "X-Forefront-Antispam-Report": "SFV:NSPM;\n\tSFS:(10009020)(366004)(396003)(136003)(346002)(376002)(39860400002)(199004)(189003)(26005)(51416003)(52116002)(76176011)(81166006)(305945005)(81156014)(7736002)(105586002)(316002)(6506007)(106356001)(6512007)(8936002)(446003)(54906003)(25786009)(6666003)(68736007)(50226002)(110136005)(53936002)(16586007)(42882007)(386003)(5660300001)(2906002)(72206003)(50466002)(6486002)(36756003)(6116002)(107886003)(2616005)(14444005)(186003)(3846002)(478600001)(66066001)(476003)(8676002)(47776003)(486006)(956004)(48376002)(11346002)(4326008)(97736004)(16526019);\n\tDIR:OUT; SFP:1101; SCL:1; SRVR:BYAPR07MB4902;\n\tH:ajoseph83.caveonetworks.com.com; FPR:; SPF:None; LANG:en;\n\tPTR:InfoNoRecords; A:1; MX:1; ", "Received-SPF": "None (protection.outlook.com: cavium.com does not designate\n\tpermitted sender hosts)", "X-Microsoft-Antispam-Message-Info": "7GL+DkcXKJlIw232wTcoL0RJJk9xDgcZIRA1iUcQ5A6/cveevaeEbgGqS18+QFu6c03EufGfYnQrkhHswMbAx8NO9OzLNvwxHFUxYPBYFs1MGSXq9kSrUeULgTtjMmEu0/S40Q/Qo/c4LS9lEhfmL7GS1748D3lx24mRn5P0c61qVWtfJaVmSfPaJqD78Y/PZszZ5G9io9AAQlG1kkA72ugL2iJ49FBrgezUbi9b7BFzpjT1XPL5wkNMZ/dO5mfqENCjGFc+LSvL9w3mbQBMAuqqZQjaptr/SQK1eaGQpZy9geYvKSskKbMRsbG9Zm5EJfxTuOP75ABPxoGVpSGHLnM53XoXOq6v7wJRA1Gpf7Q=", "SpamDiagnosticOutput": "1:99", "SpamDiagnosticMetadata": "NSPM", "X-OriginatorOrg": "caviumnetworks.com", "X-MS-Exchange-CrossTenant-OriginalArrivalTime": "04 Sep 2018 04:03:35.1317\n\t(UTC)", "X-MS-Exchange-CrossTenant-Network-Message-Id": "1780a8fe-8f37-48b8-41a9-08d6121b6521", "X-MS-Exchange-CrossTenant-FromEntityHeader": "Hosted", "X-MS-Exchange-CrossTenant-Id": "711e4ccf-2e9b-4bcf-a551-4094005b6194", "X-MS-Exchange-Transport-CrossTenantHeadersStamped": "BYAPR07MB4902", "Subject": "[dpdk-dev] [PATCH v2 25/33] common/cpt: add support for kasumi", "X-BeenThere": "dev@dpdk.org", "X-Mailman-Version": "2.1.15", "Precedence": "list", "List-Id": "DPDK patches and discussions <dev.dpdk.org>", "List-Unsubscribe": "<https://mails.dpdk.org/options/dev>,\n\t<mailto:dev-request@dpdk.org?subject=unsubscribe>", "List-Archive": "<http://mails.dpdk.org/archives/dev/>", "List-Post": "<mailto:dev@dpdk.org>", "List-Help": "<mailto:dev-request@dpdk.org?subject=help>", "List-Subscribe": "<https://mails.dpdk.org/listinfo/dev>,\n\t<mailto:dev-request@dpdk.org?subject=subscribe>", "Errors-To": "dev-bounces@dpdk.org", "Sender": "\"dev\" <dev-bounces@dpdk.org>" }, "content": "From: Srisivasubramanian S <ssrinivasan@caviumnetworks.com>\n\nAdding microcode interface for supporting kasumi.\n\nSigned-off-by: Ankur Dwivedi <ankur.dwivedi@caviumnetworks.com>\nSigned-off-by: Anoob Joseph <anoob.joseph@caviumnetworks.com>\nSigned-off-by: Murthy NSSR <nidadavolu.murthy@caviumnetworks.com>\nSigned-off-by: Nithin Dabilpuram <nithin.dabilpuram@caviumnetworks.com>\nSigned-off-by: Ragothaman Jayaraman <rjayaraman@caviumnetworks.com>\nSigned-off-by: Srisivasubramanian S <ssrinivasan@caviumnetworks.com>\nSigned-off-by: Tejasree Kondoj <kondoj.tejasree@caviumnetworks.com>\n---\n drivers/common/cpt/cpt_ucode.h | 477 +++++++++++++++++++++++++++++++++++++++++\n 1 file changed, 477 insertions(+)", "diff": "diff --git a/drivers/common/cpt/cpt_ucode.h b/drivers/common/cpt/cpt_ucode.h\nindex 383dff2..f618203 100644\n--- a/drivers/common/cpt/cpt_ucode.h\n+++ b/drivers/common/cpt/cpt_ucode.h\n@@ -1776,6 +1776,477 @@ cpt_zuc_snow3g_dec_prep(uint32_t req_flags,\n \treturn 0;\n }\n \n+static __rte_always_inline int\n+cpt_kasumi_enc_prep(uint32_t req_flags,\n+\t\t uint64_t d_offs,\n+\t\t uint64_t d_lens,\n+\t\t fc_params_t *params,\n+\t\t void *op,\n+\t\t void **prep_req)\n+{\n+\tuint32_t size;\n+\tint32_t inputlen = 0, outputlen = 0;\n+\tstruct cpt_ctx *cpt_ctx;\n+\tuint32_t mac_len = 0;\n+\tuint8_t i = 0;\n+\tstruct cpt_request_info *req;\n+\tbuf_ptr_t *buf_p;\n+\tuint32_t encr_offset, auth_offset;\n+\tuint32_t encr_data_len, auth_data_len;\n+\tint flags, m_size;\n+\tuint8_t *iv_s, *iv_d, iv_len = 8;\n+\tuint8_t dir = 0;\n+\tvoid *m_vaddr, *c_vaddr;\n+\tuint64_t m_dma, c_dma;\n+\tuint64_t *offset_vaddr, offset_dma;\n+\tvq_cmd_word0_t vq_cmd_w0;\n+\tvq_cmd_word3_t vq_cmd_w3;\n+\topcode_info_t opcode;\n+\tuint8_t *in_buffer;\n+\tuint32_t g_size_bytes, s_size_bytes;\n+\tuint64_t dptr_dma, rptr_dma;\n+\tsg_comp_t *gather_comp;\n+\tsg_comp_t *scatter_comp;\n+\n+\tbuf_p = ¶ms->meta_buf;\n+\tm_vaddr = buf_p->vaddr;\n+\tm_dma = buf_p->dma_addr;\n+\tm_size = buf_p->size;\n+\n+\tencr_offset = ENCR_OFFSET(d_offs) / 8;\n+\tauth_offset = AUTH_OFFSET(d_offs) / 8;\n+\tencr_data_len = ENCR_DLEN(d_lens);\n+\tauth_data_len = AUTH_DLEN(d_lens);\n+\n+\tcpt_ctx = params->ctx_buf.vaddr;\n+\tflags = cpt_ctx->zsk_flags;\n+\tmac_len = cpt_ctx->mac_len;\n+\n+\tif (flags == 0x0)\n+\t\tiv_s = params->iv_buf;\n+\telse\n+\t\tiv_s = params->auth_iv_buf;\n+\n+\tdir = iv_s[8] & 0x1;\n+\n+\t/*\n+\t * Save initial space that followed app data for completion code &\n+\t * alternate completion code to fall in same cache line as app data\n+\t */\n+\tm_vaddr = (uint8_t *)m_vaddr + COMPLETION_CODE_SIZE;\n+\tm_dma += COMPLETION_CODE_SIZE;\n+\tsize = (uint8_t *)RTE_PTR_ALIGN((uint8_t *)m_vaddr, 16) -\n+\t\t(uint8_t *)m_vaddr;\n+\n+\tc_vaddr = (uint8_t *)m_vaddr + size;\n+\tc_dma = m_dma + size;\n+\tsize += sizeof(cpt_res_s_t);\n+\n+\tm_vaddr = (uint8_t *)m_vaddr + size;\n+\tm_dma += size;\n+\tm_size -= size;\n+\n+\t/* Reserve memory for cpt request info */\n+\treq = m_vaddr;\n+\n+\tsize = sizeof(struct cpt_request_info);\n+\tm_vaddr = (uint8_t *)m_vaddr + size;\n+\tm_dma += size;\n+\tm_size -= size;\n+\n+\t/* Initialising ctrl and opcode\n+\t * fields for cpt request\n+\t */\n+\n+\treq->se_req = SE_CORE_REQ;\n+\treq->dma_mode = CTRL_DMA_MODE_SGIO;\n+\n+\topcode.s.major = CPT_MAJOR_OP_KASUMI | CPT_DMA_MODE;\n+\n+\t/* indicates ECB/CBC, direction, ctx from cptr, iv from dptr */\n+\topcode.s.minor = ((1 << 6) | (cpt_ctx->k_ecb << 5) |\n+\t\t\t (dir << 4) | (0 << 3) | (flags & 0x7));\n+\n+\t/*\n+\t * GP op header, lengths are expected in bits.\n+\t */\n+\tvq_cmd_w0.u64 = 0;\n+\tvq_cmd_w0.s.param1 = rte_cpu_to_be_16(encr_data_len);\n+\tvq_cmd_w0.s.param2 = rte_cpu_to_be_16(auth_data_len);\n+\tvq_cmd_w0.s.opcode = rte_cpu_to_be_16(opcode.flags);\n+\n+\t/* consider iv len */\n+\tif (flags == 0x0) {\n+\t\tencr_offset += iv_len;\n+\t\tauth_offset += iv_len;\n+\t}\n+\n+\t/* save space for offset ctrl and iv */\n+\toffset_vaddr = m_vaddr;\n+\toffset_dma = m_dma;\n+\n+\tm_vaddr = (uint8_t *)m_vaddr + OFF_CTRL_LEN + iv_len;\n+\tm_dma += OFF_CTRL_LEN + iv_len;\n+\tm_size -= OFF_CTRL_LEN + iv_len;\n+\n+\t/* DPTR has SG list */\n+\tin_buffer = m_vaddr;\n+\tdptr_dma = m_dma;\n+\n+\t((uint16_t *)in_buffer)[0] = 0;\n+\t((uint16_t *)in_buffer)[1] = 0;\n+\n+\t/* TODO Add error check if space will be sufficient */\n+\tgather_comp = (sg_comp_t *)((uint8_t *)m_vaddr + 8);\n+\n+\t/*\n+\t * Input Gather List\n+\t */\n+\ti = 0;\n+\n+\t/* Offset control word followed by iv */\n+\n+\tif (flags == 0x0) {\n+\t\tinputlen = encr_offset +\n+\t\t\t(RTE_ALIGN(encr_data_len, 8) / 8);\n+\t\toutputlen = inputlen;\n+\t\t/* iv offset is 0 */\n+\t\t*offset_vaddr = rte_cpu_to_be_64((uint64_t)encr_offset << 16);\n+\t} else {\n+\t\tinputlen = auth_offset +\n+\t\t\t(RTE_ALIGN(auth_data_len, 8) / 8);\n+\t\toutputlen = mac_len;\n+\t\t/* iv offset is 0 */\n+\t\t*offset_vaddr = rte_cpu_to_be_64((uint64_t)auth_offset);\n+\t}\n+\n+\ti = fill_sg_comp(gather_comp, i, offset_dma,\n+\t\t\t offset_vaddr, OFF_CTRL_LEN + iv_len);\n+\n+\t/* IV */\n+\tiv_d = (uint8_t *)offset_vaddr + OFF_CTRL_LEN;\n+\tmemcpy(iv_d, iv_s, iv_len);\n+\n+\t/* input data */\n+\tsize = inputlen - iv_len;\n+\tif (size) {\n+\t\ti = fill_sg_comp_from_iov(gather_comp, i,\n+\t\t\t\t\t params->src_iov, 0,\n+\t\t\t\t\t &size, NULL, 0);\n+\n+\t\tif (size)\n+\t\t\treturn ERR_BAD_INPUT_ARG;\n+\t}\n+\t((uint16_t *)in_buffer)[2] = rte_cpu_to_be_16(i);\n+\tg_size_bytes = ((i + 3) / 4) * sizeof(sg_comp_t);\n+\n+\t/*\n+\t * Output Scatter List\n+\t */\n+\n+\ti = 0;\n+\tscatter_comp =\n+\t\t(sg_comp_t *)((uint8_t *)gather_comp + g_size_bytes);\n+\n+\tif (flags == 0x1) {\n+\t\t/* IV in SLIST only for F8 */\n+\t\tiv_len = 0;\n+\t}\n+\n+\t/* IV */\n+\tif (iv_len) {\n+\n+\t\ti = fill_sg_comp(scatter_comp, i,\n+\t\t\t\t offset_dma + OFF_CTRL_LEN,\n+\t\t\t\t (uint8_t *)offset_vaddr + OFF_CTRL_LEN,\n+\t\t\t\t iv_len);\n+\t}\n+\n+\t/* Add output data */\n+\tif (req_flags & VALID_MAC_BUF) {\n+\t\tsize = outputlen - iv_len - mac_len;\n+\t\tif (size) {\n+\t\t\ti = fill_sg_comp_from_iov(scatter_comp, i,\n+\t\t\t\t\t\t params->dst_iov, 0,\n+\t\t\t\t\t\t &size, NULL, 0);\n+\n+\t\t\tif (size)\n+\t\t\t\treturn ERR_BAD_INPUT_ARG;\n+\t\t}\n+\n+\t\t/* mac data */\n+\t\tif (mac_len) {\n+\t\t\ti = fill_sg_comp_from_buf(scatter_comp, i,\n+\t\t\t\t\t\t ¶ms->mac_buf);\n+\t\t}\n+\t} else {\n+\t\t/* Output including mac */\n+\t\tsize = outputlen - iv_len;\n+\t\tif (size) {\n+\t\t\ti = fill_sg_comp_from_iov(scatter_comp, i,\n+\t\t\t\t\t\t params->dst_iov, 0,\n+\t\t\t\t\t\t &size, NULL, 0);\n+\n+\t\t\tif (size)\n+\t\t\t\treturn ERR_BAD_INPUT_ARG;\n+\t\t}\n+\t}\n+\t((uint16_t *)in_buffer)[3] = rte_cpu_to_be_16(i);\n+\ts_size_bytes = ((i + 3) / 4) * sizeof(sg_comp_t);\n+\n+\tsize = g_size_bytes + s_size_bytes + SG_LIST_HDR_SIZE;\n+\n+\t/* This is DPTR len incase of SG mode */\n+\tvq_cmd_w0.s.dlen = rte_cpu_to_be_16(size);\n+\n+\tm_vaddr = (uint8_t *)m_vaddr + size;\n+\tm_dma += size;\n+\tm_size -= size;\n+\n+\t/* cpt alternate completion address saved earlier */\n+\treq->alternate_caddr = (uint64_t *)((uint8_t *)c_vaddr - 8);\n+\t*req->alternate_caddr = ~((uint64_t)COMPLETION_CODE_INIT);\n+\trptr_dma = c_dma - 8;\n+\n+\treq->ist.ei1 = dptr_dma;\n+\treq->ist.ei2 = rptr_dma;\n+\n+\t/* First 16-bit swap then 64-bit swap */\n+\t/* TODO: HACK: Reverse the vq_cmd and cpt_req bit field definitions\n+\t * to eliminate all the swapping\n+\t */\n+\tvq_cmd_w0.u64 = rte_cpu_to_be_64(vq_cmd_w0.u64);\n+\n+\t/* vq command w3 */\n+\tvq_cmd_w3.u64 = 0;\n+\tvq_cmd_w3.s.grp = 0;\n+\tvq_cmd_w3.s.cptr = params->ctx_buf.dma_addr +\n+\t\toffsetof(struct cpt_ctx, k_ctx);\n+\n+\t/* 16 byte aligned cpt res address */\n+\treq->completion_addr = (uint64_t *)((uint8_t *)c_vaddr);\n+\t*req->completion_addr = COMPLETION_CODE_INIT;\n+\treq->comp_baddr = c_dma;\n+\n+\t/* Fill microcode part of instruction */\n+\treq->ist.ei0 = vq_cmd_w0.u64;\n+\treq->ist.ei3 = vq_cmd_w3.u64;\n+\n+\treq->op = op;\n+\n+\t*prep_req = req;\n+\treturn 0;\n+}\n+\n+\n+static __rte_always_inline int\n+cpt_kasumi_dec_prep(uint32_t req_flags,\n+\t\t uint64_t d_offs,\n+\t\t uint64_t d_lens,\n+\t\t fc_params_t *params,\n+\t\t void *op,\n+\t\t void **prep_req)\n+{\n+\tuint32_t size;\n+\tint32_t inputlen = 0, outputlen;\n+\tstruct cpt_ctx *cpt_ctx;\n+\tuint8_t i = 0, iv_len = 8;\n+\tstruct cpt_request_info *req;\n+\tbuf_ptr_t *buf_p;\n+\tuint32_t encr_offset;\n+\tuint32_t encr_data_len;\n+\tint flags, m_size;\n+\tuint8_t dir = 0;\n+\tvoid *m_vaddr, *c_vaddr;\n+\tuint64_t m_dma, c_dma;\n+\tuint64_t *offset_vaddr, offset_dma;\n+\tvq_cmd_word0_t vq_cmd_w0;\n+\tvq_cmd_word3_t vq_cmd_w3;\n+\topcode_info_t opcode;\n+\tuint8_t *in_buffer;\n+\tuint32_t g_size_bytes, s_size_bytes;\n+\tuint64_t dptr_dma, rptr_dma;\n+\tsg_comp_t *gather_comp;\n+\tsg_comp_t *scatter_comp;\n+\n+\t(void)req_flags;\n+\tbuf_p = ¶ms->meta_buf;\n+\tm_vaddr = buf_p->vaddr;\n+\tm_dma = buf_p->dma_addr;\n+\tm_size = buf_p->size;\n+\n+\tencr_offset = ENCR_OFFSET(d_offs) / 8;\n+\tencr_data_len = ENCR_DLEN(d_lens);\n+\n+\tcpt_ctx = params->ctx_buf.vaddr;\n+\tflags = cpt_ctx->zsk_flags;\n+\t/*\n+\t * Save initial space that followed app data for completion code &\n+\t * alternate completion code to fall in same cache line as app data\n+\t */\n+\tm_vaddr = (uint8_t *)m_vaddr + COMPLETION_CODE_SIZE;\n+\tm_dma += COMPLETION_CODE_SIZE;\n+\tsize = (uint8_t *)RTE_PTR_ALIGN((uint8_t *)m_vaddr, 16) -\n+\t\t(uint8_t *)m_vaddr;\n+\n+\tc_vaddr = (uint8_t *)m_vaddr + size;\n+\tc_dma = m_dma + size;\n+\tsize += sizeof(cpt_res_s_t);\n+\n+\tm_vaddr = (uint8_t *)m_vaddr + size;\n+\tm_dma += size;\n+\tm_size -= size;\n+\n+\t/* Reserve memory for cpt request info */\n+\treq = m_vaddr;\n+\n+\tsize = sizeof(struct cpt_request_info);\n+\tm_vaddr = (uint8_t *)m_vaddr + size;\n+\tm_dma += size;\n+\tm_size -= size;\n+\n+\t/* Initialising ctrl and opcode\n+\t * fields for cpt req\n+\t */\n+\n+\treq->se_req = SE_CORE_REQ;\n+\treq->dma_mode = CTRL_DMA_MODE_SGIO;\n+\n+\topcode.s.major = CPT_MAJOR_OP_KASUMI | CPT_DMA_MODE;\n+\n+\t/* indicates ECB/CBC, direction, ctx from cptr, iv from dptr */\n+\topcode.s.minor = ((1 << 6) | (cpt_ctx->k_ecb << 5) |\n+\t\t\t (dir << 4) | (0 << 3) | (flags & 0x7));\n+\n+\t/*\n+\t * GP op header, lengths are expected in bits.\n+\t */\n+\tvq_cmd_w0.u64 = 0;\n+\tvq_cmd_w0.s.param1 = rte_cpu_to_be_16(encr_data_len);\n+\tvq_cmd_w0.s.opcode = rte_cpu_to_be_16(opcode.flags);\n+\n+\t/* consider iv len */\n+\tencr_offset += iv_len;\n+\n+\tinputlen = iv_len + (RTE_ALIGN(encr_data_len, 8) / 8);\n+\toutputlen = inputlen;\n+\n+\t/* save space for offset ctrl & iv */\n+\toffset_vaddr = m_vaddr;\n+\toffset_dma = m_dma;\n+\n+\tm_vaddr = (uint8_t *)m_vaddr + OFF_CTRL_LEN + iv_len;\n+\tm_dma += OFF_CTRL_LEN + iv_len;\n+\tm_size -= OFF_CTRL_LEN + iv_len;\n+\n+\t/* DPTR has SG list */\n+\tin_buffer = m_vaddr;\n+\tdptr_dma = m_dma;\n+\n+\t((uint16_t *)in_buffer)[0] = 0;\n+\t((uint16_t *)in_buffer)[1] = 0;\n+\n+\t/* TODO Add error check if space will be sufficient */\n+\tgather_comp = (sg_comp_t *)((uint8_t *)m_vaddr + 8);\n+\n+\t/*\n+\t * Input Gather List\n+\t */\n+\ti = 0;\n+\n+\t/* Offset control word followed by iv */\n+\t*offset_vaddr = rte_cpu_to_be_64((uint64_t)encr_offset << 16);\n+\n+\ti = fill_sg_comp(gather_comp, i, offset_dma, offset_vaddr,\n+\t\t\t OFF_CTRL_LEN + iv_len);\n+\n+\n+\t/* IV */\n+\tmemcpy((uint8_t *)offset_vaddr + OFF_CTRL_LEN,\n+\t params->iv_buf, iv_len);\n+\n+\t/* Add input data */\n+\tsize = inputlen - iv_len;\n+\tif (size) {\n+\t\ti = fill_sg_comp_from_iov(gather_comp, i,\n+\t\t\t\t\t params->src_iov,\n+\t\t\t\t\t 0, &size, NULL, 0);\n+\t\tif (size)\n+\t\t\treturn ERR_BAD_INPUT_ARG;\n+\t}\n+\t((uint16_t *)in_buffer)[2] = rte_cpu_to_be_16(i);\n+\tg_size_bytes = ((i + 3) / 4) * sizeof(sg_comp_t);\n+\n+\t/*\n+\t * Output Scatter List\n+\t */\n+\n+\ti = 0;\n+\tscatter_comp =\n+\t\t(sg_comp_t *)((uint8_t *)gather_comp + g_size_bytes);\n+\n+\t/* IV */\n+\ti = fill_sg_comp(scatter_comp, i,\n+\t\t\t offset_dma + OFF_CTRL_LEN,\n+\t\t\t (uint8_t *)offset_vaddr + OFF_CTRL_LEN,\n+\t\t\t iv_len);\n+\n+\t/* Add output data */\n+\tsize = outputlen - iv_len;\n+\tif (size) {\n+\t\ti = fill_sg_comp_from_iov(scatter_comp, i,\n+\t\t\t\t\t params->dst_iov, 0,\n+\t\t\t\t\t &size, NULL, 0);\n+\t\tif (size)\n+\t\t\treturn ERR_BAD_INPUT_ARG;\n+\t}\n+\t((uint16_t *)in_buffer)[3] = rte_cpu_to_be_16(i);\n+\ts_size_bytes = ((i + 3) / 4) * sizeof(sg_comp_t);\n+\n+\tsize = g_size_bytes + s_size_bytes + SG_LIST_HDR_SIZE;\n+\n+\t/* This is DPTR len incase of SG mode */\n+\tvq_cmd_w0.s.dlen = rte_cpu_to_be_16(size);\n+\n+\tm_vaddr = (uint8_t *)m_vaddr + size;\n+\tm_dma += size;\n+\tm_size -= size;\n+\n+\t/* cpt alternate completion address saved earlier */\n+\treq->alternate_caddr = (uint64_t *)((uint8_t *)c_vaddr - 8);\n+\t*req->alternate_caddr = ~((uint64_t)COMPLETION_CODE_INIT);\n+\trptr_dma = c_dma - 8;\n+\n+\treq->ist.ei1 = dptr_dma;\n+\treq->ist.ei2 = rptr_dma;\n+\n+\t/* First 16-bit swap then 64-bit swap */\n+\t/* TODO: HACK: Reverse the vq_cmd and cpt_req bit field definitions\n+\t * to eliminate all the swapping\n+\t */\n+\tvq_cmd_w0.u64 = rte_cpu_to_be_64(vq_cmd_w0.u64);\n+\n+\t/* vq command w3 */\n+\tvq_cmd_w3.u64 = 0;\n+\tvq_cmd_w3.s.grp = 0;\n+\tvq_cmd_w3.s.cptr = params->ctx_buf.dma_addr +\n+\t\toffsetof(struct cpt_ctx, k_ctx);\n+\n+\t/* 16 byte aligned cpt res address */\n+\treq->completion_addr = (uint64_t *)((uint8_t *)c_vaddr);\n+\t*req->completion_addr = COMPLETION_CODE_INIT;\n+\treq->comp_baddr = c_dma;\n+\n+\t/* Fill microcode part of instruction */\n+\treq->ist.ei0 = vq_cmd_w0.u64;\n+\treq->ist.ei3 = vq_cmd_w3.u64;\n+\n+\treq->op = op;\n+\n+\t*prep_req = req;\n+\treturn 0;\n+}\n+\n static __rte_always_inline void *\n cpt_fc_dec_hmac_prep(uint32_t flags,\n \t\t uint64_t d_offs,\n@@ -1796,6 +2267,9 @@ cpt_fc_dec_hmac_prep(uint32_t flags,\n \t} else if (fc_type == ZUC_SNOW3G) {\n \t\tret = cpt_zuc_snow3g_dec_prep(flags, d_offs, d_lens,\n \t\t\t\t\t fc_params, op, &prep_req);\n+\t} else if (fc_type == KASUMI) {\n+\t\tret = cpt_kasumi_dec_prep(flags, d_offs, d_lens,\n+\t\t\t\t\t fc_params, op, &prep_req);\n \t} else {\n \t\t/*\n \t\t * For AUTH_ONLY case,\n@@ -1829,6 +2303,9 @@ cpt_fc_enc_hmac_prep(uint32_t flags, uint64_t d_offs, uint64_t d_lens,\n \t} else if (fc_type == ZUC_SNOW3G) {\n \t\tret = cpt_zuc_snow3g_enc_prep(flags, d_offs, d_lens,\n \t\t\t\t\t fc_params, op, &prep_req);\n+\t} else if (fc_type == KASUMI) {\n+\t\tret = cpt_kasumi_enc_prep(flags, d_offs, d_lens,\n+\t\t\t\t\t fc_params, op, &prep_req);\n \t} else {\n \t\tret = ERR_EIO;\n \t}\n", "prefixes": [ "v2", "25/33" ] }