Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/137177/?format=api
{ "id": 137177, "url": "http://patches.dpdk.org/api/patches/137177/?format=api", "web_url": "http://patches.dpdk.org/project/dpdk/patch/20240225150330.517225-6-mattias.ronnblom@ericsson.com/", "project": { "id": 1, "url": "http://patches.dpdk.org/api/projects/1/?format=api", "name": "DPDK", "link_name": "dpdk", "list_id": "dev.dpdk.org", "list_email": "dev@dpdk.org", "web_url": "http://core.dpdk.org", "scm_url": "git://dpdk.org/dpdk", "webscm_url": "http://git.dpdk.org/dpdk", "list_archive_url": "https://inbox.dpdk.org/dev", "list_archive_url_format": "https://inbox.dpdk.org/dev/{}", "commit_url_format": "" }, "msgid": "<20240225150330.517225-6-mattias.ronnblom@ericsson.com>", "list_archive_url": "https://inbox.dpdk.org/dev/20240225150330.517225-6-mattias.ronnblom@ericsson.com", "date": "2024-02-25T15:03:29", "name": "[RFC,v4,5/6] service: keep per-lcore state in lcore variable", "commit_ref": null, "pull_url": null, "state": "superseded", "archived": true, "hash": "b6a6042bd3a4b66c0411ffe2862df81c0d5d8536", "submitter": { "id": 1077, "url": "http://patches.dpdk.org/api/people/1077/?format=api", "name": "Mattias Rönnblom", "email": "mattias.ronnblom@ericsson.com" }, "delegate": { "id": 1, "url": "http://patches.dpdk.org/api/users/1/?format=api", "username": "tmonjalo", "first_name": "Thomas", "last_name": "Monjalon", "email": "thomas@monjalon.net" }, "mbox": "http://patches.dpdk.org/project/dpdk/patch/20240225150330.517225-6-mattias.ronnblom@ericsson.com/mbox/", "series": [ { "id": 31210, "url": "http://patches.dpdk.org/api/series/31210/?format=api", "web_url": "http://patches.dpdk.org/project/dpdk/list/?series=31210", "date": "2024-02-25T15:03:24", "name": "Lcore variables", "version": 4, "mbox": "http://patches.dpdk.org/series/31210/mbox/" } ], "comments": "http://patches.dpdk.org/api/patches/137177/comments/", "check": "success", "checks": "http://patches.dpdk.org/api/patches/137177/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<dev-bounces@dpdk.org>", "X-Original-To": "patchwork@inbox.dpdk.org", "Delivered-To": "patchwork@inbox.dpdk.org", "Received": [ "from mails.dpdk.org (mails.dpdk.org [217.70.189.124])\n\tby inbox.dpdk.org (Postfix) with ESMTP id 6518043BD2;\n\tSun, 25 Feb 2024 16:12:44 +0100 (CET)", "from mails.dpdk.org (localhost [127.0.0.1])\n\tby mails.dpdk.org (Postfix) with ESMTP id D618942DC1;\n\tSun, 25 Feb 2024 16:12:07 +0100 (CET)", "from EUR04-HE1-obe.outbound.protection.outlook.com\n (mail-he1eur04on2085.outbound.protection.outlook.com [40.107.7.85])\n by mails.dpdk.org (Postfix) with ESMTP id 6DE7042831\n for <dev@dpdk.org>; Sun, 25 Feb 2024 16:11:57 +0100 (CET)", "from AM6P192CA0077.EURP192.PROD.OUTLOOK.COM (2603:10a6:209:8d::18)\n by AM8PR07MB8263.eurprd07.prod.outlook.com (2603:10a6:20b:326::8) with\n Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7316.33; Sun, 25 Feb\n 2024 15:11:55 +0000", "from AM4PEPF00027A61.eurprd04.prod.outlook.com\n (2603:10a6:209:8d:cafe::26) by AM6P192CA0077.outlook.office365.com\n (2603:10a6:209:8d::18) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7292.49 via Frontend\n Transport; Sun, 25 Feb 2024 15:11:55 +0000", "from oa.msg.ericsson.com (192.176.1.74) by\n AM4PEPF00027A61.mail.protection.outlook.com (10.167.16.70) with Microsoft\n SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n 15.20.7292.25 via Frontend Transport; Sun, 25 Feb 2024 15:11:55 +0000", "from seliicinfr00049.seli.gic.ericsson.se (153.88.142.248) by\n smtp-central.internal.ericsson.com (100.87.178.62) with Microsoft SMTP Server\n id 15.2.1258.12; Sun, 25 Feb 2024 16:11:54 +0100", "from breslau.. (seliicwb00002.seli.gic.ericsson.se [10.156.25.100])\n by seliicinfr00049.seli.gic.ericsson.se (Postfix) with ESMTP id\n 88A17380061; Sun, 25 Feb 2024 16:11:54 +0100 (CET)" ], "ARC-Seal": "i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none;\n b=fS/vuo8S+zqNdFxhMyczNylqt0yD61i79DAfeGjVLthEy+yftumW0fDAfg9k4Ix8+GEdcY7TeJODOb2/kB8xAx3odhJBiT38BGLc2O9wO3nqGxLsrfzdyGqRaM74BLmzjx6RSdCZqF5rYK+VIh5Xy2FjW0sg8gj5kxWPcDHzcP0zhXKUP2E1AU0xzvE7SfIk4mNwGH2TnHO5eBp5OPfqWl8rsNdvSxjhLAE6mYhQsPxYtJUBCzv6BKPEkIQljrJZ2W+3zNl/LM4K+G/GoBlxT2mjQOYvb2LcmcFzC/johjyPYmAvU+IQDE79Fta5+f/1W15LGUrvOmr4AKjZ/8E6lg==", "ARC-Message-Signature": "i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;\n s=arcselector9901;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;\n bh=F7EieE14gLCuCvYEHlxmCmrCkRN5ly7ZQD8MaBL0Ijc=;\n b=Av0iLiCJuL4mHVhKyiyREZf5Kv4aTlvECuf7PdIBpooRyrVp3fxDAYOkyJsJ7Juq5EUnLmlE9EvXAqgxq6Xj1dpkEbH2NPAHauJrFYp6LH5Hk7b+z4cyREjTdFdUjWHMFbG8niYkr76E+Jv67Hj+14nT6gr6x/yBLblFmb6jKgIoZsaFFYdFsp2P/tXcLX40iKRo+ZwbMzT5iw+m8PVKrYe2KF9KxSw670j7NzUW/ZosXAoEjPsourSqRs2O4Wnx9ODdrfkOb4VsH7zCSknNDEKBGGPqA2w3Wl7xJNpz7iFti++s3yM4BqOKJfkyiGRqbZahX5Xww3vcXS7lhzWPMQ==", "ARC-Authentication-Results": "i=1; mx.microsoft.com 1; spf=pass (sender ip is\n 192.176.1.74) smtp.rcpttodomain=dpdk.org smtp.mailfrom=ericsson.com;\n dmarc=pass (p=reject sp=reject pct=100) action=none header.from=ericsson.com;\n dkim=none (message not signed); arc=none (0)", "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=ericsson.com;\n s=selector1;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=F7EieE14gLCuCvYEHlxmCmrCkRN5ly7ZQD8MaBL0Ijc=;\n b=gIO4k4w7uKDOYTVcZq8lv/udkC4e4egZd3nc9sCQnlSC2N6m4dOw5OB0BZiuTYdDlbvMk8VLQYdp6VYNAixDG1d2nry2NleDgjs54/OhD8WYrpVIxeVGU5NdHT2ZOGkKbID8pAXu7Yygrvg7MGuwDqXRlPBynk8BUOOXuLdRqmKjVlfyfiAd4EAxaWFj3HU4q1jrrpTi0dsuzfwx4T66hPfgEK02Rz9jGXanJ6FMi5VZbp1DhJU6YjIZ0ZmLH/3Xf4WdZjHmAd3D25FMw033KTOdW6F5wdKJidgWfFr4bKNVjexJhnHxgOrs7vZLOpz1y0RFa/9TDY9dLe1knZxGaw==", "X-MS-Exchange-Authentication-Results": "spf=pass (sender IP is 192.176.1.74)\n smtp.mailfrom=ericsson.com; dkim=none (message not signed)\n header.d=none;dmarc=pass action=none header.from=ericsson.com;", "Received-SPF": "Pass (protection.outlook.com: domain of ericsson.com designates\n 192.176.1.74 as permitted sender)\n receiver=protection.outlook.com;\n client-ip=192.176.1.74; helo=oa.msg.ericsson.com; pr=C", "From": "=?utf-8?q?Mattias_R=C3=B6nnblom?= <mattias.ronnblom@ericsson.com>", "To": "<dev@dpdk.org>", "CC": "<hofors@lysator.liu.se>,\n =?utf-8?q?Morten_Br=C3=B8rup?= <mb@smartsharesystems.com>,\n Stephen Hemminger <stephen@networkplumber.org>, =?utf-8?q?Mattias_R=C3=B6nn?=\n\t=?utf-8?q?blom?= <mattias.ronnblom@ericsson.com>", "Subject": "[RFC v4 5/6] service: keep per-lcore state in lcore variable", "Date": "Sun, 25 Feb 2024 16:03:29 +0100", "Message-ID": "<20240225150330.517225-6-mattias.ronnblom@ericsson.com>", "X-Mailer": "git-send-email 2.34.1", "In-Reply-To": "<20240225150330.517225-1-mattias.ronnblom@ericsson.com>", "References": "<20240220084908.488252-2-mattias.ronnblom@ericsson.com>\n <20240225150330.517225-1-mattias.ronnblom@ericsson.com>", "MIME-Version": "1.0", "Content-Type": "text/plain; charset=\"UTF-8\"", "Content-Transfer-Encoding": "8bit", "X-EOPAttributedMessage": "0", "X-MS-PublicTrafficType": "Email", "X-MS-TrafficTypeDiagnostic": "AM4PEPF00027A61:EE_|AM8PR07MB8263:EE_", "X-MS-Office365-Filtering-Correlation-Id": "fa208ca0-6832-43d0-fea7-08dc36141ab1", "X-MS-Exchange-SenderADCheck": "1", "X-MS-Exchange-AntiSpam-Relay": "0", "X-Microsoft-Antispam": "BCL:0;", "X-Microsoft-Antispam-Message-Info": "\n s7oLy299XwWO3FlXIOeCICcZRWYT++TJts1ZO+XV0iIlG6LnW8b9ntgZrDi1qY9Un0CYs/I8bNUkxoQTIiHVvQiJ/kGWN744fEJXPE1kFPfTJJWO0TrHauCyl//A/UrwdJSA4MRZwQWSp+Q63a/GgcnTnxFT+nht2SpDJ97cAGGQOKjNpplu5mCtDHxgJJ7QOU389vW+5eGCe9ECuquoWUyOFbYYNT6IcHQjuTRVTUBPFget0Cyd2X+0R6NH4lGFLXHF/isYpgegSx9u00yNQpeAOTyJwLrP7je1uWF4ze0Z2iwBYAFXBP84wDOOfHh4ucyO/oJy11Z5aUjoRoc6U6ILhj8y9ZQPAIIKM0eqrZ1vfIwzfqO4jkFudIDFbhbJFMhpcV8wlryoqwHzcxmztUJ2pptAL/LS0pniBb3Gublts9dKLl6+y9a+RIjF5liXoqP+oX7YCEQ15NIZWdMTqhsucsHWh8loNNyX3EUkynTfNCngTybR2NXPfiukZLRswzIq+yUVFihmhKJRTT4fn12E2raF9CGh0FhijSl8k72VnMZ3Ms3+4PMCHFY6SnzxjOZKuNFvfAZJGUbxgson5FA/FlylBOHQ4/2ykBBk8ZThg4dXbZ6oG9LiqFzWNXg268gUWvGBmXuQ1/uc7rBhc49ZY/dTH5taC8LVQsuigH0=", "X-Forefront-Antispam-Report": "CIP:192.176.1.74; CTRY:SE; LANG:en; SCL:1; SRV:;\n IPV:NLI; SFV:NSPM; H:oa.msg.ericsson.com; PTR:office365.se.ericsson.net;\n CAT:NONE; SFS:(13230031)(36860700004)(46966006)(40470700004); DIR:OUT;\n SFP:1101;", "X-OriginatorOrg": "ericsson.com", "X-MS-Exchange-CrossTenant-OriginalArrivalTime": "25 Feb 2024 15:11:55.4105 (UTC)", "X-MS-Exchange-CrossTenant-Network-Message-Id": "\n fa208ca0-6832-43d0-fea7-08dc36141ab1", "X-MS-Exchange-CrossTenant-Id": "92e84ceb-fbfd-47ab-be52-080c6b87953f", "X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp": "\n TenantId=92e84ceb-fbfd-47ab-be52-080c6b87953f; Ip=[192.176.1.74];\n Helo=[oa.msg.ericsson.com]", "X-MS-Exchange-CrossTenant-AuthSource": "\n AM4PEPF00027A61.eurprd04.prod.outlook.com", "X-MS-Exchange-CrossTenant-AuthAs": "Anonymous", "X-MS-Exchange-CrossTenant-FromEntityHeader": "HybridOnPrem", "X-MS-Exchange-Transport-CrossTenantHeadersStamped": "AM8PR07MB8263", "X-BeenThere": "dev@dpdk.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "DPDK patches and discussions <dev.dpdk.org>", "List-Unsubscribe": "<https://mails.dpdk.org/options/dev>,\n <mailto:dev-request@dpdk.org?subject=unsubscribe>", "List-Archive": "<http://mails.dpdk.org/archives/dev/>", "List-Post": "<mailto:dev@dpdk.org>", "List-Help": "<mailto:dev-request@dpdk.org?subject=help>", "List-Subscribe": "<https://mails.dpdk.org/listinfo/dev>,\n <mailto:dev-request@dpdk.org?subject=subscribe>", "Errors-To": "dev-bounces@dpdk.org" }, "content": "Replace static array of cache-aligned structs with an lcore variable,\nto slightly benefit code simplicity and performance.\n\nRFC v4:\n * Remove strange-looking lcore value lookup potentially containing\n invalid lcore id. (Morten Brørup)\n * Replace misplaced tab with space. (Morten Brørup)\n\nSigned-off-by: Mattias Rönnblom <mattias.ronnblom@ericsson.com>\n---\n lib/eal/common/rte_service.c | 120 ++++++++++++++++++++---------------\n 1 file changed, 69 insertions(+), 51 deletions(-)", "diff": "diff --git a/lib/eal/common/rte_service.c b/lib/eal/common/rte_service.c\nindex d959c91459..7fbae704ed 100644\n--- a/lib/eal/common/rte_service.c\n+++ b/lib/eal/common/rte_service.c\n@@ -11,6 +11,7 @@\n \n #include <eal_trace_internal.h>\n #include <rte_lcore.h>\n+#include <rte_lcore_var.h>\n #include <rte_branch_prediction.h>\n #include <rte_common.h>\n #include <rte_cycles.h>\n@@ -75,7 +76,7 @@ struct core_state {\n \n static uint32_t rte_service_count;\n static struct rte_service_spec_impl *rte_services;\n-static struct core_state *lcore_states;\n+static RTE_LCORE_VAR_HANDLE(struct core_state, lcore_states);\n static uint32_t rte_service_library_initialized;\n \n int32_t\n@@ -101,11 +102,12 @@ rte_service_init(void)\n \t\tgoto fail_mem;\n \t}\n \n-\tlcore_states = rte_calloc(\"rte_service_core_states\", RTE_MAX_LCORE,\n-\t\t\tsizeof(struct core_state), RTE_CACHE_LINE_SIZE);\n-\tif (!lcore_states) {\n-\t\tEAL_LOG(ERR, \"error allocating core states array\");\n-\t\tgoto fail_mem;\n+\tif (lcore_states == NULL)\n+\t\tRTE_LCORE_VAR_ALLOC(lcore_states);\n+\telse {\n+\t\tstruct core_state *cs;\n+\t\tRTE_LCORE_VAR_FOREACH_VALUE(cs, lcore_states)\n+\t\t\tmemset(cs, 0, sizeof(struct core_state));\n \t}\n \n \tint i;\n@@ -122,7 +124,6 @@ rte_service_init(void)\n \treturn 0;\n fail_mem:\n \trte_free(rte_services);\n-\trte_free(lcore_states);\n \treturn -ENOMEM;\n }\n \n@@ -136,7 +137,6 @@ rte_service_finalize(void)\n \trte_eal_mp_wait_lcore();\n \n \trte_free(rte_services);\n-\trte_free(lcore_states);\n \n \trte_service_library_initialized = 0;\n }\n@@ -286,7 +286,6 @@ rte_service_component_register(const struct rte_service_spec *spec,\n int32_t\n rte_service_component_unregister(uint32_t id)\n {\n-\tuint32_t i;\n \tstruct rte_service_spec_impl *s;\n \tSERVICE_VALID_GET_OR_ERR_RET(id, s, -EINVAL);\n \n@@ -294,9 +293,10 @@ rte_service_component_unregister(uint32_t id)\n \n \ts->internal_flags &= ~(SERVICE_F_REGISTERED);\n \n+\tstruct core_state *cs;\n \t/* clear the run-bit in all cores */\n-\tfor (i = 0; i < RTE_MAX_LCORE; i++)\n-\t\tlcore_states[i].service_mask &= ~(UINT64_C(1) << id);\n+\tRTE_LCORE_VAR_FOREACH_VALUE(cs, lcore_states)\n+\t\tcs->service_mask &= ~(UINT64_C(1) << id);\n \n \tmemset(&rte_services[id], 0, sizeof(struct rte_service_spec_impl));\n \n@@ -454,7 +454,10 @@ rte_service_may_be_active(uint32_t id)\n \t\treturn -EINVAL;\n \n \tfor (i = 0; i < lcore_count; i++) {\n-\t\tif (lcore_states[ids[i]].service_active_on_lcore[id])\n+\t\tstruct core_state *cs =\n+\t\t\tRTE_LCORE_VAR_LCORE_PTR(ids[i], lcore_states);\n+\n+\t\tif (cs->service_active_on_lcore[id])\n \t\t\treturn 1;\n \t}\n \n@@ -464,7 +467,7 @@ rte_service_may_be_active(uint32_t id)\n int32_t\n rte_service_run_iter_on_app_lcore(uint32_t id, uint32_t serialize_mt_unsafe)\n {\n-\tstruct core_state *cs = &lcore_states[rte_lcore_id()];\n+\tstruct core_state *cs =\tRTE_LCORE_VAR_PTR(lcore_states);\n \tstruct rte_service_spec_impl *s;\n \n \tSERVICE_VALID_GET_OR_ERR_RET(id, s, -EINVAL);\n@@ -486,8 +489,7 @@ service_runner_func(void *arg)\n {\n \tRTE_SET_USED(arg);\n \tuint8_t i;\n-\tconst int lcore = rte_lcore_id();\n-\tstruct core_state *cs = &lcore_states[lcore];\n+\tstruct core_state *cs = RTE_LCORE_VAR_PTR(lcore_states);\n \n \trte_atomic_store_explicit(&cs->thread_active, 1, rte_memory_order_seq_cst);\n \n@@ -533,13 +535,17 @@ service_runner_func(void *arg)\n int32_t\n rte_service_lcore_may_be_active(uint32_t lcore)\n {\n-\tif (lcore >= RTE_MAX_LCORE || !lcore_states[lcore].is_service_core)\n+\tstruct core_state *cs;\n+\n+\tif (lcore >= RTE_MAX_LCORE || !cs->is_service_core)\n \t\treturn -EINVAL;\n \n+\tcs = RTE_LCORE_VAR_LCORE_PTR(lcore, lcore_states);\n+\n \t/* Load thread_active using ACQUIRE to avoid instructions dependent on\n \t * the result being re-ordered before this load completes.\n \t */\n-\treturn rte_atomic_load_explicit(&lcore_states[lcore].thread_active,\n+\treturn rte_atomic_load_explicit(&cs->thread_active,\n \t\t\t rte_memory_order_acquire);\n }\n \n@@ -547,9 +553,11 @@ int32_t\n rte_service_lcore_count(void)\n {\n \tint32_t count = 0;\n-\tuint32_t i;\n-\tfor (i = 0; i < RTE_MAX_LCORE; i++)\n-\t\tcount += lcore_states[i].is_service_core;\n+\n+\tstruct core_state *cs;\n+\tRTE_LCORE_VAR_FOREACH_VALUE(cs, lcore_states)\n+\t\tcount += cs->is_service_core;\n+\n \treturn count;\n }\n \n@@ -566,7 +574,8 @@ rte_service_lcore_list(uint32_t array[], uint32_t n)\n \tuint32_t i;\n \tuint32_t idx = 0;\n \tfor (i = 0; i < RTE_MAX_LCORE; i++) {\n-\t\tstruct core_state *cs = &lcore_states[i];\n+\t\tstruct core_state *cs =\n+\t\t\tRTE_LCORE_VAR_LCORE_PTR(i, lcore_states);\n \t\tif (cs->is_service_core) {\n \t\t\tarray[idx] = i;\n \t\t\tidx++;\n@@ -582,7 +591,7 @@ rte_service_lcore_count_services(uint32_t lcore)\n \tif (lcore >= RTE_MAX_LCORE)\n \t\treturn -EINVAL;\n \n-\tstruct core_state *cs = &lcore_states[lcore];\n+\tstruct core_state *cs = RTE_LCORE_VAR_LCORE_PTR(lcore, lcore_states);\n \tif (!cs->is_service_core)\n \t\treturn -ENOTSUP;\n \n@@ -634,30 +643,31 @@ rte_service_start_with_defaults(void)\n static int32_t\n service_update(uint32_t sid, uint32_t lcore, uint32_t *set, uint32_t *enabled)\n {\n+\tstruct core_state *cs =\tRTE_LCORE_VAR_LCORE_PTR(lcore, lcore_states);\n+\n \t/* validate ID, or return error value */\n \tif (!service_valid(sid) || lcore >= RTE_MAX_LCORE ||\n-\t\t\t!lcore_states[lcore].is_service_core)\n+\t\t\t!cs->is_service_core)\n \t\treturn -EINVAL;\n \n \tuint64_t sid_mask = UINT64_C(1) << sid;\n \tif (set) {\n-\t\tuint64_t lcore_mapped = lcore_states[lcore].service_mask &\n-\t\t\tsid_mask;\n+\t\tuint64_t lcore_mapped = cs->service_mask & sid_mask;\n \n \t\tif (*set && !lcore_mapped) {\n-\t\t\tlcore_states[lcore].service_mask |= sid_mask;\n+\t\t\tcs->service_mask |= sid_mask;\n \t\t\trte_atomic_fetch_add_explicit(&rte_services[sid].num_mapped_cores,\n \t\t\t\t1, rte_memory_order_relaxed);\n \t\t}\n \t\tif (!*set && lcore_mapped) {\n-\t\t\tlcore_states[lcore].service_mask &= ~(sid_mask);\n+\t\t\tcs->service_mask &= ~(sid_mask);\n \t\t\trte_atomic_fetch_sub_explicit(&rte_services[sid].num_mapped_cores,\n \t\t\t\t1, rte_memory_order_relaxed);\n \t\t}\n \t}\n \n \tif (enabled)\n-\t\t*enabled = !!(lcore_states[lcore].service_mask & (sid_mask));\n+\t\t*enabled = !!(cs->service_mask & (sid_mask));\n \n \treturn 0;\n }\n@@ -685,13 +695,14 @@ set_lcore_state(uint32_t lcore, int32_t state)\n {\n \t/* mark core state in hugepage backed config */\n \tstruct rte_config *cfg = rte_eal_get_configuration();\n+\tstruct core_state *cs =\tRTE_LCORE_VAR_LCORE_PTR(lcore, lcore_states);\n \tcfg->lcore_role[lcore] = state;\n \n \t/* mark state in process local lcore_config */\n \tlcore_config[lcore].core_role = state;\n \n \t/* update per-lcore optimized state tracking */\n-\tlcore_states[lcore].is_service_core = (state == ROLE_SERVICE);\n+\tcs->is_service_core = (state == ROLE_SERVICE);\n \n \trte_eal_trace_service_lcore_state_change(lcore, state);\n }\n@@ -702,14 +713,16 @@ rte_service_lcore_reset_all(void)\n \t/* loop over cores, reset all to mask 0 */\n \tuint32_t i;\n \tfor (i = 0; i < RTE_MAX_LCORE; i++) {\n-\t\tif (lcore_states[i].is_service_core) {\n-\t\t\tlcore_states[i].service_mask = 0;\n+\t\tstruct core_state *cs =\n+\t\t\tRTE_LCORE_VAR_LCORE_PTR(i, lcore_states);\n+\t\tif (cs->is_service_core) {\n+\t\t\tcs->service_mask = 0;\n \t\t\tset_lcore_state(i, ROLE_RTE);\n \t\t\t/* runstate act as guard variable Use\n \t\t\t * store-release memory order here to synchronize\n \t\t\t * with load-acquire in runstate read functions.\n \t\t\t */\n-\t\t\trte_atomic_store_explicit(&lcore_states[i].runstate,\n+\t\t\trte_atomic_store_explicit(&cs->runstate,\n \t\t\t\tRUNSTATE_STOPPED, rte_memory_order_release);\n \t\t}\n \t}\n@@ -725,17 +738,19 @@ rte_service_lcore_add(uint32_t lcore)\n {\n \tif (lcore >= RTE_MAX_LCORE)\n \t\treturn -EINVAL;\n-\tif (lcore_states[lcore].is_service_core)\n+\n+\tstruct core_state *cs =\tRTE_LCORE_VAR_LCORE_PTR(lcore, lcore_states);\n+\tif (cs->is_service_core)\n \t\treturn -EALREADY;\n \n \tset_lcore_state(lcore, ROLE_SERVICE);\n \n \t/* ensure that after adding a core the mask and state are defaults */\n-\tlcore_states[lcore].service_mask = 0;\n+\tcs->service_mask = 0;\n \t/* Use store-release memory order here to synchronize with\n \t * load-acquire in runstate read functions.\n \t */\n-\trte_atomic_store_explicit(&lcore_states[lcore].runstate, RUNSTATE_STOPPED,\n+\trte_atomic_store_explicit(&cs->runstate, RUNSTATE_STOPPED,\n \t\trte_memory_order_release);\n \n \treturn rte_eal_wait_lcore(lcore);\n@@ -747,7 +762,7 @@ rte_service_lcore_del(uint32_t lcore)\n \tif (lcore >= RTE_MAX_LCORE)\n \t\treturn -EINVAL;\n \n-\tstruct core_state *cs = &lcore_states[lcore];\n+\tstruct core_state *cs =\tRTE_LCORE_VAR_LCORE_PTR(lcore, lcore_states);\n \tif (!cs->is_service_core)\n \t\treturn -EINVAL;\n \n@@ -771,7 +786,7 @@ rte_service_lcore_start(uint32_t lcore)\n \tif (lcore >= RTE_MAX_LCORE)\n \t\treturn -EINVAL;\n \n-\tstruct core_state *cs = &lcore_states[lcore];\n+\tstruct core_state *cs =\tRTE_LCORE_VAR_LCORE_PTR(lcore, lcore_states);\n \tif (!cs->is_service_core)\n \t\treturn -EINVAL;\n \n@@ -801,6 +816,8 @@ rte_service_lcore_start(uint32_t lcore)\n int32_t\n rte_service_lcore_stop(uint32_t lcore)\n {\n+\tstruct core_state *cs =\tRTE_LCORE_VAR_LCORE_PTR(lcore, lcore_states);\n+\n \tif (lcore >= RTE_MAX_LCORE)\n \t\treturn -EINVAL;\n \n@@ -808,12 +825,11 @@ rte_service_lcore_stop(uint32_t lcore)\n \t * memory order here to synchronize with store-release\n \t * in runstate update functions.\n \t */\n-\tif (rte_atomic_load_explicit(&lcore_states[lcore].runstate, rte_memory_order_acquire) ==\n+\tif (rte_atomic_load_explicit(&cs->runstate, rte_memory_order_acquire) ==\n \t\t\tRUNSTATE_STOPPED)\n \t\treturn -EALREADY;\n \n \tuint32_t i;\n-\tstruct core_state *cs = &lcore_states[lcore];\n \tuint64_t service_mask = cs->service_mask;\n \n \tfor (i = 0; i < RTE_SERVICE_NUM_MAX; i++) {\n@@ -834,7 +850,7 @@ rte_service_lcore_stop(uint32_t lcore)\n \t/* Use store-release memory order here to synchronize with\n \t * load-acquire in runstate read functions.\n \t */\n-\trte_atomic_store_explicit(&lcore_states[lcore].runstate, RUNSTATE_STOPPED,\n+\trte_atomic_store_explicit(&cs->runstate, RUNSTATE_STOPPED,\n \t\trte_memory_order_release);\n \n \trte_eal_trace_service_lcore_stop(lcore);\n@@ -845,7 +861,7 @@ rte_service_lcore_stop(uint32_t lcore)\n static uint64_t\n lcore_attr_get_loops(unsigned int lcore)\n {\n-\tstruct core_state *cs = &lcore_states[lcore];\n+\tstruct core_state *cs =\tRTE_LCORE_VAR_LCORE_PTR(lcore, lcore_states);\n \n \treturn rte_atomic_load_explicit(&cs->loops, rte_memory_order_relaxed);\n }\n@@ -853,7 +869,7 @@ lcore_attr_get_loops(unsigned int lcore)\n static uint64_t\n lcore_attr_get_cycles(unsigned int lcore)\n {\n-\tstruct core_state *cs = &lcore_states[lcore];\n+\tstruct core_state *cs =\tRTE_LCORE_VAR_LCORE_PTR(lcore, lcore_states);\n \n \treturn rte_atomic_load_explicit(&cs->cycles, rte_memory_order_relaxed);\n }\n@@ -861,7 +877,7 @@ lcore_attr_get_cycles(unsigned int lcore)\n static uint64_t\n lcore_attr_get_service_calls(uint32_t service_id, unsigned int lcore)\n {\n-\tstruct core_state *cs = &lcore_states[lcore];\n+\tstruct core_state *cs =\tRTE_LCORE_VAR_LCORE_PTR(lcore, lcore_states);\n \n \treturn rte_atomic_load_explicit(&cs->service_stats[service_id].calls,\n \t\trte_memory_order_relaxed);\n@@ -870,7 +886,7 @@ lcore_attr_get_service_calls(uint32_t service_id, unsigned int lcore)\n static uint64_t\n lcore_attr_get_service_cycles(uint32_t service_id, unsigned int lcore)\n {\n-\tstruct core_state *cs = &lcore_states[lcore];\n+\tstruct core_state *cs =\tRTE_LCORE_VAR_LCORE_PTR(lcore, lcore_states);\n \n \treturn rte_atomic_load_explicit(&cs->service_stats[service_id].cycles,\n \t\trte_memory_order_relaxed);\n@@ -886,7 +902,10 @@ attr_get(uint32_t id, lcore_attr_get_fun lcore_attr_get)\n \tuint64_t sum = 0;\n \n \tfor (lcore = 0; lcore < RTE_MAX_LCORE; lcore++) {\n-\t\tif (lcore_states[lcore].is_service_core)\n+\t\tstruct core_state *cs =\n+\t\t\tRTE_LCORE_VAR_LCORE_PTR(lcore, lcore_states);\n+\n+\t\tif (cs->is_service_core)\n \t\t\tsum += lcore_attr_get(id, lcore);\n \t}\n \n@@ -930,12 +949,11 @@ int32_t\n rte_service_lcore_attr_get(uint32_t lcore, uint32_t attr_id,\n \t\t\t uint64_t *attr_value)\n {\n-\tstruct core_state *cs;\n+\tstruct core_state *cs =\tRTE_LCORE_VAR_LCORE_PTR(lcore, lcore_states);\n \n \tif (lcore >= RTE_MAX_LCORE || !attr_value)\n \t\treturn -EINVAL;\n \n-\tcs = &lcore_states[lcore];\n \tif (!cs->is_service_core)\n \t\treturn -ENOTSUP;\n \n@@ -960,7 +978,8 @@ rte_service_attr_reset_all(uint32_t id)\n \t\treturn -EINVAL;\n \n \tfor (lcore = 0; lcore < RTE_MAX_LCORE; lcore++) {\n-\t\tstruct core_state *cs = &lcore_states[lcore];\n+\t\tstruct core_state *cs =\n+\t\t\tRTE_LCORE_VAR_LCORE_PTR(lcore, lcore_states);\n \n \t\tcs->service_stats[id] = (struct service_stats) {};\n \t}\n@@ -971,12 +990,11 @@ rte_service_attr_reset_all(uint32_t id)\n int32_t\n rte_service_lcore_attr_reset_all(uint32_t lcore)\n {\n-\tstruct core_state *cs;\n+\tstruct core_state *cs =\tRTE_LCORE_VAR_LCORE_PTR(lcore, lcore_states);\n \n \tif (lcore >= RTE_MAX_LCORE)\n \t\treturn -EINVAL;\n \n-\tcs = &lcore_states[lcore];\n \tif (!cs->is_service_core)\n \t\treturn -ENOTSUP;\n \n@@ -1011,7 +1029,7 @@ static void\n service_dump_calls_per_lcore(FILE *f, uint32_t lcore)\n {\n \tuint32_t i;\n-\tstruct core_state *cs = &lcore_states[lcore];\n+\tstruct core_state *cs =\tRTE_LCORE_VAR_LCORE_PTR(lcore, lcore_states);\n \n \tfprintf(f, \"%02d\\t\", lcore);\n \tfor (i = 0; i < RTE_SERVICE_NUM_MAX; i++) {\n", "prefixes": [ "RFC", "v4", "5/6" ] }