get:
Show a patch.

patch:
Update a patch.

put:
Update a patch.

GET /api/patches/135340/?format=api
HTTP 200 OK
Allow: GET, PUT, PATCH, HEAD, OPTIONS
Content-Type: application/json
Vary: Accept

{
    "id": 135340,
    "url": "http://patches.dpdk.org/api/patches/135340/?format=api",
    "web_url": "http://patches.dpdk.org/project/dpdk/patch/20231219155124.4133385-5-ciara.power@intel.com/",
    "project": {
        "id": 1,
        "url": "http://patches.dpdk.org/api/projects/1/?format=api",
        "name": "DPDK",
        "link_name": "dpdk",
        "list_id": "dev.dpdk.org",
        "list_email": "dev@dpdk.org",
        "web_url": "http://core.dpdk.org",
        "scm_url": "git://dpdk.org/dpdk",
        "webscm_url": "http://git.dpdk.org/dpdk",
        "list_archive_url": "https://inbox.dpdk.org/dev",
        "list_archive_url_format": "https://inbox.dpdk.org/dev/{}",
        "commit_url_format": ""
    },
    "msgid": "<20231219155124.4133385-5-ciara.power@intel.com>",
    "list_archive_url": "https://inbox.dpdk.org/dev/20231219155124.4133385-5-ciara.power@intel.com",
    "date": "2023-12-19T15:51:23",
    "name": "[4/4] crypto/qat: disable asym and compression for new gen3 device",
    "commit_ref": null,
    "pull_url": null,
    "state": "superseded",
    "archived": true,
    "hash": "8accd1e29fc6778f21f0fc83cb1e01e25d983303",
    "submitter": {
        "id": 978,
        "url": "http://patches.dpdk.org/api/people/978/?format=api",
        "name": "Power, Ciara",
        "email": "ciara.power@intel.com"
    },
    "delegate": {
        "id": 6690,
        "url": "http://patches.dpdk.org/api/users/6690/?format=api",
        "username": "akhil",
        "first_name": "akhil",
        "last_name": "goyal",
        "email": "gakhil@marvell.com"
    },
    "mbox": "http://patches.dpdk.org/project/dpdk/patch/20231219155124.4133385-5-ciara.power@intel.com/mbox/",
    "series": [
        {
            "id": 30615,
            "url": "http://patches.dpdk.org/api/series/30615/?format=api",
            "web_url": "http://patches.dpdk.org/project/dpdk/list/?series=30615",
            "date": "2023-12-19T15:51:19",
            "name": "add new QAT gen3 device",
            "version": 1,
            "mbox": "http://patches.dpdk.org/series/30615/mbox/"
        }
    ],
    "comments": "http://patches.dpdk.org/api/patches/135340/comments/",
    "check": "success",
    "checks": "http://patches.dpdk.org/api/patches/135340/checks/",
    "tags": {},
    "related": [],
    "headers": {
        "Return-Path": "<dev-bounces@dpdk.org>",
        "X-Original-To": "patchwork@inbox.dpdk.org",
        "Delivered-To": "patchwork@inbox.dpdk.org",
        "Received": [
            "from mails.dpdk.org (mails.dpdk.org [217.70.189.124])\n\tby inbox.dpdk.org (Postfix) with ESMTP id F221A43746;\n\tTue, 19 Dec 2023 16:52:04 +0100 (CET)",
            "from mails.dpdk.org (localhost [127.0.0.1])\n\tby mails.dpdk.org (Postfix) with ESMTP id 34C7A42E31;\n\tTue, 19 Dec 2023 16:51:42 +0100 (CET)",
            "from mgamail.intel.com (mgamail.intel.com [134.134.136.65])\n by mails.dpdk.org (Postfix) with ESMTP id B841842E2E\n for <dev@dpdk.org>; Tue, 19 Dec 2023 16:51:39 +0100 (CET)",
            "from orsmga002.jf.intel.com ([10.7.209.21])\n by orsmga103.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384;\n 19 Dec 2023 07:51:39 -0800",
            "from silpixa00400355.ir.intel.com (HELO\n silpixa00400355.ger.corp.intel.com) ([10.237.222.80])\n by orsmga002.jf.intel.com with ESMTP; 19 Dec 2023 07:51:37 -0800"
        ],
        "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/simple;\n d=intel.com; i=@intel.com; q=dns/txt; s=Intel;\n t=1703001099; x=1734537099;\n h=from:to:cc:subject:date:message-id:in-reply-to:\n references:mime-version:content-transfer-encoding;\n bh=+GA9fLd3+OVOZAFx4/AhIvvETaVF+75v7lZWVJNcC3o=;\n b=FzFOkq62CirzNmKhZjLHpbE1sDyw6F6u5O88kUWyjmhh4Uk6t62gzV+G\n 6u9IAOzFjKbvIwtrxvDU+1bzRfmVdt6TkgXCAnK1MoKt+SWgDNvMtNoIr\n UU4cBPv/uFfBMJOxvVZNrZGk9SAQlbeLADZFi7zOR5lY4tE/Gs+SkVOiY\n tywLU+E6kfRriDK7MpoudZeNl1z51jO1H2bih8GTiZLqCdnmD3EBnjwRk\n ppeNRDZifqC0YzIgHESWFRW9Fbex5Xs7xoCONphMEtmCmFZ1RcQSnsMoT\n zkJif5SMvd6CeoyXonWHxBxoaZXGVbsqqBW+jq+pbwD3sOHJM7CPoj5Pb g==;",
        "X-IronPort-AV": [
            "E=McAfee;i=\"6600,9927,10929\"; a=\"399510267\"",
            "E=Sophos;i=\"6.04,288,1695711600\"; d=\"scan'208\";a=\"399510267\"",
            "E=McAfee;i=\"6600,9927,10929\"; a=\"776021698\"",
            "E=Sophos;i=\"6.04,288,1695711600\"; d=\"scan'208\";a=\"776021698\""
        ],
        "X-ExtLoop1": "1",
        "From": "Ciara Power <ciara.power@intel.com>",
        "To": "dev@dpdk.org",
        "Cc": "Ciara Power <ciara.power@intel.com>, Kai Ji <kai.ji@intel.com>,\n Fan Zhang <fanzhang.oss@gmail.com>, Ashish Gupta <ashish.gupta@marvell.com>",
        "Subject": "[PATCH 4/4] crypto/qat: disable asym and compression for new gen3\n device",
        "Date": "Tue, 19 Dec 2023 15:51:23 +0000",
        "Message-Id": "<20231219155124.4133385-5-ciara.power@intel.com>",
        "X-Mailer": "git-send-email 2.25.1",
        "In-Reply-To": "<20231219155124.4133385-1-ciara.power@intel.com>",
        "References": "<20231219155124.4133385-1-ciara.power@intel.com>",
        "MIME-Version": "1.0",
        "Content-Transfer-Encoding": "8bit",
        "X-BeenThere": "dev@dpdk.org",
        "X-Mailman-Version": "2.1.29",
        "Precedence": "list",
        "List-Id": "DPDK patches and discussions <dev.dpdk.org>",
        "List-Unsubscribe": "<https://mails.dpdk.org/options/dev>,\n <mailto:dev-request@dpdk.org?subject=unsubscribe>",
        "List-Archive": "<http://mails.dpdk.org/archives/dev/>",
        "List-Post": "<mailto:dev@dpdk.org>",
        "List-Help": "<mailto:dev-request@dpdk.org?subject=help>",
        "List-Subscribe": "<https://mails.dpdk.org/listinfo/dev>,\n <mailto:dev-request@dpdk.org?subject=subscribe>",
        "Errors-To": "dev-bounces@dpdk.org"
    },
    "content": "Currently only symmetric crypto has been added for the new gen3 device,\nadding a check to disable asym and comp PMDs for this device.\n\nSigned-off-by: Ciara Power <ciara.power@intel.com>\n---\n drivers/compress/qat/qat_comp_pmd.c | 3 ++-\n drivers/crypto/qat/qat_asym.c       | 3 ++-\n 2 files changed, 4 insertions(+), 2 deletions(-)",
    "diff": "diff --git a/drivers/compress/qat/qat_comp_pmd.c b/drivers/compress/qat/qat_comp_pmd.c\nindex 6fb8cf69be..bdc35b5949 100644\n--- a/drivers/compress/qat/qat_comp_pmd.c\n+++ b/drivers/compress/qat/qat_comp_pmd.c\n@@ -687,7 +687,8 @@ qat_comp_dev_create(struct qat_pci_device *qat_pci_dev,\n \t\t\tqat_pci_dev->name, \"comp\");\n \tQAT_LOG(DEBUG, \"Creating QAT COMP device %s\", name);\n \n-\tif (qat_comp_gen_ops->compressdev_ops == NULL) {\n+\tif (qat_comp_gen_ops->compressdev_ops == NULL ||\n+\t\t\tqat_dev_instance->pci_dev->id.device_id == 0x578b) {\n \t\tQAT_LOG(DEBUG, \"Device %s does not support compression\", name);\n \t\treturn -ENOTSUP;\n \t}\ndiff --git a/drivers/crypto/qat/qat_asym.c b/drivers/crypto/qat/qat_asym.c\nindex 2bf3060278..036813e977 100644\n--- a/drivers/crypto/qat/qat_asym.c\n+++ b/drivers/crypto/qat/qat_asym.c\n@@ -1522,7 +1522,8 @@ qat_asym_dev_create(struct qat_pci_device *qat_pci_dev,\n \t\t\tqat_pci_dev->name, \"asym\");\n \tQAT_LOG(DEBUG, \"Creating QAT ASYM device %s\\n\", name);\n \n-\tif (gen_dev_ops->cryptodev_ops == NULL) {\n+\tif (gen_dev_ops->cryptodev_ops == NULL ||\n+\t\t\tqat_dev_instance->pci_dev->id.device_id == 0x578b) {\n \t\tQAT_LOG(ERR, \"Device %s does not support asymmetric crypto\",\n \t\t\t\tname);\n \t\treturn -(EFAULT);\n",
    "prefixes": [
        "4/4"
    ]
}