Patch Detail

HTTP 200 OK
Allow: GET, PUT, PATCH, HEAD, OPTIONS
Content-Type: application/json
Vary: Accept

{
    "id": 132684,
    "url": "http://patches.dpdk.org/api/patches/132684/?format=api",
    "web_url": "http://patches.dpdk.org/project/dpdk/patch/20231017004401.698745-3-suanmingm@nvidia.com/",
    "project": {
        "id": 1,
        "url": "http://patches.dpdk.org/api/projects/1/?format=api",
        "name": "DPDK",
        "link_name": "dpdk",
        "list_id": "dev.dpdk.org",
        "list_email": "dev@dpdk.org",
        "web_url": "http://core.dpdk.org",
        "scm_url": "git://dpdk.org/dpdk",
        "webscm_url": "http://git.dpdk.org/dpdk",
        "list_archive_url": "https://inbox.dpdk.org/dev",
        "list_archive_url_format": "https://inbox.dpdk.org/dev/{}",
        "commit_url_format": ""
    },
    "msgid": "<20231017004401.698745-3-suanmingm@nvidia.com>",
    "list_archive_url": "https://inbox.dpdk.org/dev/20231017004401.698745-3-suanmingm@nvidia.com",
    "date": "2023-10-17T00:44:00",
    "name": "[2/3] net/mlx5: add port representor destination to mirror",
    "commit_ref": null,
    "pull_url": null,
    "state": "superseded",
    "archived": true,
    "hash": "8a15c3c3e0d6173da575624456ac1881eb47503a",
    "submitter": {
        "id": 1887,
        "url": "http://patches.dpdk.org/api/people/1887/?format=api",
        "name": "Suanming Mou",
        "email": "suanmingm@nvidia.com"
    },
    "delegate": {
        "id": 3268,
        "url": "http://patches.dpdk.org/api/users/3268/?format=api",
        "username": "rasland",
        "first_name": "Raslan",
        "last_name": "Darawsheh",
        "email": "rasland@nvidia.com"
    },
    "mbox": "http://patches.dpdk.org/project/dpdk/patch/20231017004401.698745-3-suanmingm@nvidia.com/mbox/",
    "series": [
        {
            "id": 29859,
            "url": "http://patches.dpdk.org/api/series/29859/?format=api",
            "web_url": "http://patches.dpdk.org/project/dpdk/list/?series=29859",
            "date": "2023-10-17T00:43:58",
            "name": "net/mlx5: add port representor destination to mirror",
            "version": 1,
            "mbox": "http://patches.dpdk.org/series/29859/mbox/"
        }
    ],
    "comments": "http://patches.dpdk.org/api/patches/132684/comments/",
    "check": "success",
    "checks": "http://patches.dpdk.org/api/patches/132684/checks/",
    "tags": {},
    "related": [],
    "headers": {
        "Return-Path": "<dev-bounces@dpdk.org>",
        "X-Original-To": "patchwork@inbox.dpdk.org",
        "Delivered-To": "patchwork@inbox.dpdk.org",
        "Received": [
            "from mails.dpdk.org (mails.dpdk.org [217.70.189.124])\n\tby inbox.dpdk.org (Postfix) with ESMTP id 0863943184;\n\tTue, 17 Oct 2023 02:44:54 +0200 (CEST)",
            "from mails.dpdk.org (localhost [127.0.0.1])\n\tby mails.dpdk.org (Postfix) with ESMTP id 40A4140DFD;\n\tTue, 17 Oct 2023 02:44:49 +0200 (CEST)",
            "from NAM11-CO1-obe.outbound.protection.outlook.com\n (mail-co1nam11on2043.outbound.protection.outlook.com [40.107.220.43])\n by mails.dpdk.org (Postfix) with ESMTP id C69124067D\n for <dev@dpdk.org>; Tue, 17 Oct 2023 02:44:47 +0200 (CEST)",
            "from MN2PR07CA0021.namprd07.prod.outlook.com (2603:10b6:208:1a0::31)\n by DS0PR12MB6462.namprd12.prod.outlook.com (2603:10b6:8:c6::19) with\n Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6886.34; Tue, 17 Oct\n 2023 00:44:45 +0000",
            "from MN1PEPF0000F0DE.namprd04.prod.outlook.com\n (2603:10b6:208:1a0:cafe::c8) by MN2PR07CA0021.outlook.office365.com\n (2603:10b6:208:1a0::31) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6886.36 via Frontend\n Transport; Tue, 17 Oct 2023 00:44:45 +0000",
            "from mail.nvidia.com (216.228.117.161) by\n MN1PEPF0000F0DE.mail.protection.outlook.com (10.167.242.36) with Microsoft\n SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n 15.20.6838.22 via Frontend Transport; Tue, 17 Oct 2023 00:44:45 +0000",
            "from rnnvmail201.nvidia.com (10.129.68.8) by mail.nvidia.com\n (10.129.200.67) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.41; Mon, 16 Oct\n 2023 17:44:29 -0700",
            "from nvidia.com (10.126.230.35) by rnnvmail201.nvidia.com\n (10.129.68.8) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.41; Mon, 16 Oct\n 2023 17:44:26 -0700"
        ],
        "ARC-Seal": "i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none;\n b=AXXga32B6JQXukQXXF/sINJ3DgVnSpQjlnm0R+1Jtrp+jiSY32jHveU3qEBu0bh3nGCJSfkdFi7QY8vRzQoxpvaBJ/oy645qWmCkAG3cvGMv5JSP3DnhcB0vmNZn3BqmvaUxE7cpf9iOQ2oRgGNKlrtXi3rE40kOEA+8VTRrjz1Z3/b3nJ5Ny6JiME8Rv1Bi5nPCBWkHDALW203MmWnV7DQhpjOrKpIPxasvndz6pEvOEqSGPMfEDpELHS7wGJQToPG7IfKh/m+PAot8SUBY+h5esXOhfN7+I2Akkf+5Dolm9DjzZM0xoYiLyuUd8k/dCMkKGoSpgAAXxycx2CRpIA==",
        "ARC-Message-Signature": "i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;\n s=arcselector9901;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;\n bh=Qxyi30jHoNSr9FHFQJO+g5thzF4NoSM5oCO0gN5yVHA=;\n b=hmWX9mbR/vIqyjcOpLHIFLQ+waTY4rXoXBIcUDD8QbNi7exZWGTF3KACvvfUdBjJSh+CvVGwTkcq3MpOZCGA+gTS71vltUk7bJoJnVThNdAauYctba8jllCxLHPsgFul2RIZelg88WU6uTvQhjt78vovEqPENfDLgOWzyqTXITo1AXQGA5jqME+EOSjqWzWtzVO6kW7vpVp+H23NSwt6+P99Cjgn5EiY7GtRqaOtLhTS+Cb2dhOkwrk9LfOl7B8PX6+XYc2h/CYEoQdUUgWrvGrL/9eHJePS9Lxyr8E/KjwAX9vh5GJarMVSsGbMw9dz0ybnXyVlYpYDERo75BEY0A==",
        "ARC-Authentication-Results": "i=1; mx.microsoft.com 1; spf=pass (sender ip is\n 216.228.117.161) smtp.rcpttodomain=dpdk.org smtp.mailfrom=nvidia.com;\n dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com;\n dkim=none (message not signed); arc=none",
        "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com;\n s=selector2;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=Qxyi30jHoNSr9FHFQJO+g5thzF4NoSM5oCO0gN5yVHA=;\n b=h5830QHHj0xZ2Jcf/esO6EA8n/NRuN/OAFCySfQLk45P/GwHpxVsncp+C6lGgrNeS6/pAqLVbXlkjMVJhRfFDTOxXXySAP+4qFvalL1PxmNvt+oHhthgD13CsJYDfz9fCo4qmpvQBHxiNvVhRx9dhlFQtabjw4bPkJR6B4NmuTGTjnRemdrtKfa9I4f94Nw0jq8c3zNr41uqoJ1lDZYtY9BfLNkSonvcnF9ucURUgEkt8dB/oZZ2kPb2jik6lSMQ93fRzi/rnApH7/xzuME1EArCRZuUOwTfErOwAr/1Mtj/M+AIltHbt1oslEcL5OfeVYZysheZVWINcmM6gVelSA==",
        "X-MS-Exchange-Authentication-Results": "spf=pass (sender IP is 216.228.117.161)\n smtp.mailfrom=nvidia.com;\n dkim=none (message not signed)\n header.d=none;dmarc=pass action=none header.from=nvidia.com;",
        "Received-SPF": "Pass (protection.outlook.com: domain of nvidia.com designates\n 216.228.117.161 as permitted sender) receiver=protection.outlook.com;\n client-ip=216.228.117.161; helo=mail.nvidia.com; pr=C",
        "From": "Suanming Mou <suanmingm@nvidia.com>",
        "To": "<orika@nvidia.com>, Matan Azrad <matan@nvidia.com>, Viacheslav Ovsiienko\n <viacheslavo@nvidia.com>",
        "CC": "<rasland@nvidia.com>, <dev@dpdk.org>",
        "Subject": "[PATCH 2/3] net/mlx5: add port representor destination to mirror",
        "Date": "Tue, 17 Oct 2023 08:44:00 +0800",
        "Message-ID": "<20231017004401.698745-3-suanmingm@nvidia.com>",
        "X-Mailer": "git-send-email 2.34.1",
        "In-Reply-To": "<20231017004401.698745-1-suanmingm@nvidia.com>",
        "References": "<20231017004401.698745-1-suanmingm@nvidia.com>",
        "MIME-Version": "1.0",
        "Content-Transfer-Encoding": "8bit",
        "Content-Type": "text/plain",
        "X-Originating-IP": "[10.126.230.35]",
        "X-ClientProxiedBy": "rnnvmail203.nvidia.com (10.129.68.9) To\n rnnvmail201.nvidia.com (10.129.68.8)",
        "X-EOPAttributedMessage": "0",
        "X-MS-PublicTrafficType": "Email",
        "X-MS-TrafficTypeDiagnostic": "MN1PEPF0000F0DE:EE_|DS0PR12MB6462:EE_",
        "X-MS-Office365-Filtering-Correlation-Id": "e326ba4a-c24b-4c71-4bbe-08dbceaa427e",
        "X-MS-Exchange-SenderADCheck": "1",
        "X-MS-Exchange-AntiSpam-Relay": "0",
        "X-Microsoft-Antispam": "BCL:0;",
        "X-Microsoft-Antispam-Message-Info": "\n PmLFPLzw7lTiEcYeO3Y3dqM0ww8kUIbvzkOGRHWwFC/008AKEVtJi9iK4/KayJZPiqbVuRFcy1p/t+KZgZJekx9cMJZ+o1MeoHXV580O/fO1uX8VMhIuzJHxbq0S8nRP3e4ihQHZNlDWjemJdqaZc4AcU7d8l2+V6HkXpVIkFoedcWZpBYo8RXvtQf1M1jE4HPT847YBbqADtFOkaXa0XABGqJp0/ZtppN/6XBIqKw13j2bIG6FR6nl8sIc+tS1NdzKYk+vtVBwb8rOd0VTzpZJdoCDwVesqqkvNRF4pYV82ORLRTOh1LmNTn/7c0s8viWb+OWUTFnIGFWPfcJ9S7r02SvSGM1Yc+NB5O85L6+r/CEjmJuZYUTdzAVb8D6/H9SU6u5LpSGMcSoXQqiYSW/LyF5n8H4CTzS0JtgAfyX2ukc8y03knP8uS4K1uRWj+sg02fAFat+/rJxBr+xzu3b5jCUDKs0wFewvGRfE0KnEAAV4Y1W3i7T7MLyjH55R20qKc5n5+4K11lkwhEnNbQK0KbUHFeqV+kug905UvuHxOkxzPu9f9corre2LCOQegM73kl60pLqluH8L1/2+Bkfz0hM121g1uJPTaHP3IkLVkD1VNK2Kw2aSgy8yoQCNpbfg+chSqTSS8hNBPrLG+y2YExiZrHRaC3YM653XyK/NvpJCcE1jasIW79E/cbAP90q+hRnw9tVjZ4ZBi5Cy9qsTER/k7yyxMWH46enFZ0K4=",
        "X-Forefront-Antispam-Report": "CIP:216.228.117.161; CTRY:US; LANG:en; SCL:1;\n SRV:;\n IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:dc6edge2.nvidia.com; CAT:NONE;\n SFS:(13230031)(4636009)(376002)(136003)(39860400002)(346002)(396003)(230922051799003)(451199024)(64100799003)(1800799009)(186009)(82310400011)(40470700004)(46966006)(36840700001)(55016003)(40460700003)(40480700001)(6666004)(70586007)(478600001)(70206006)(110136005)(54906003)(6636002)(356005)(47076005)(83380400001)(36860700001)(7696005)(1076003)(82740400003)(336012)(86362001)(316002)(426003)(6286002)(26005)(16526019)(2616005)(36756003)(41300700001)(7636003)(5660300002)(4326008)(8936002)(8676002)(2906002);\n DIR:OUT; SFP:1101;",
        "X-OriginatorOrg": "Nvidia.com",
        "X-MS-Exchange-CrossTenant-OriginalArrivalTime": "17 Oct 2023 00:44:45.6361 (UTC)",
        "X-MS-Exchange-CrossTenant-Network-Message-Id": "\n e326ba4a-c24b-4c71-4bbe-08dbceaa427e",
        "X-MS-Exchange-CrossTenant-Id": "43083d15-7273-40c1-b7db-39efd9ccc17a",
        "X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp": "\n TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.117.161];\n Helo=[mail.nvidia.com]",
        "X-MS-Exchange-CrossTenant-AuthSource": "\n MN1PEPF0000F0DE.namprd04.prod.outlook.com",
        "X-MS-Exchange-CrossTenant-AuthAs": "Anonymous",
        "X-MS-Exchange-CrossTenant-FromEntityHeader": "HybridOnPrem",
        "X-MS-Exchange-Transport-CrossTenantHeadersStamped": "DS0PR12MB6462",
        "X-BeenThere": "dev@dpdk.org",
        "X-Mailman-Version": "2.1.29",
        "Precedence": "list",
        "List-Id": "DPDK patches and discussions <dev.dpdk.org>",
        "List-Unsubscribe": "<https://mails.dpdk.org/options/dev>,\n <mailto:dev-request@dpdk.org?subject=unsubscribe>",
        "List-Archive": "<http://mails.dpdk.org/archives/dev/>",
        "List-Post": "<mailto:dev@dpdk.org>",
        "List-Help": "<mailto:dev-request@dpdk.org?subject=help>",
        "List-Subscribe": "<https://mails.dpdk.org/listinfo/dev>,\n <mailto:dev-request@dpdk.org?subject=subscribe>",
        "Errors-To": "dev-bounces@dpdk.org"
    },
    "content": "In order to clone the traffic from FDB to NIC TIR, user can set\nport representor action as mirror clone destination. In that case\ncloned traffic will be moved to E-Switch manager root table, and\ngoes to software TIR.\n\nThis commit adds the port representor support to mirror action.\n\nSigned-off-by: Suanming Mou <suanmingm@nvidia.com>\n---\n drivers/net/mlx5/mlx5_flow_hw.c | 19 ++++++++++++++++++-\n 1 file changed, 18 insertions(+), 1 deletion(-)",
    "diff": "diff --git a/drivers/net/mlx5/mlx5_flow_hw.c b/drivers/net/mlx5/mlx5_flow_hw.c\nindex 9feb40ddb3..46af492ac5 100644\n--- a/drivers/net/mlx5/mlx5_flow_hw.c\n+++ b/drivers/net/mlx5/mlx5_flow_hw.c\n@@ -9735,6 +9735,7 @@ mlx5_mirror_destroy_clone(struct rte_eth_dev *dev,\n \t\tflow_hw_jump_release(dev, clone->action_ctx);\n \t\tbreak;\n \tcase RTE_FLOW_ACTION_TYPE_REPRESENTED_PORT:\n+\tcase RTE_FLOW_ACTION_TYPE_PORT_REPRESENTOR:\n \tcase RTE_FLOW_ACTION_TYPE_RAW_ENCAP:\n \tcase RTE_FLOW_ACTION_TYPE_RAW_DECAP:\n \tcase RTE_FLOW_ACTION_TYPE_VXLAN_ENCAP:\n@@ -9779,6 +9780,7 @@ mlx5_mirror_terminal_action(const struct rte_flow_action *action)\n \tcase RTE_FLOW_ACTION_TYPE_RSS:\n \tcase RTE_FLOW_ACTION_TYPE_QUEUE:\n \tcase RTE_FLOW_ACTION_TYPE_REPRESENTED_PORT:\n+\tcase RTE_FLOW_ACTION_TYPE_PORT_REPRESENTOR:\n \t\treturn true;\n \tdefault:\n \t\tbreak;\n@@ -9792,19 +9794,30 @@ mlx5_mirror_validate_sample_action(struct rte_eth_dev *dev,\n \t\t\t\t   const struct rte_flow_action *action)\n {\n \tstruct mlx5_priv *priv = dev->data->dev_private;\n+\tconst struct rte_flow_action_ethdev *port = NULL;\n+\tbool is_proxy = MLX5_HW_PORT_IS_PROXY(priv);\n \n+\tif (!action)\n+\t\treturn false;\n \tswitch(action->type) {\n \tcase RTE_FLOW_ACTION_TYPE_QUEUE:\n \tcase RTE_FLOW_ACTION_TYPE_RSS:\n \t\tif (flow_attr->transfer)\n \t\t\treturn false;\n \t\tbreak;\n+\tcase RTE_FLOW_ACTION_TYPE_PORT_REPRESENTOR:\n+\t\tif (!is_proxy || !flow_attr->transfer)\n+\t\t\treturn false;\n+\t\tport = action->conf;\n+\t\tif (!port || port->port_id != MLX5_REPRESENTED_PORT_ESW_MGR)\n+\t\t\treturn false;\n+\t\tbreak;\n \tcase RTE_FLOW_ACTION_TYPE_REPRESENTED_PORT:\n \tcase RTE_FLOW_ACTION_TYPE_RAW_ENCAP:\n \tcase RTE_FLOW_ACTION_TYPE_RAW_DECAP:\n \tcase RTE_FLOW_ACTION_TYPE_VXLAN_ENCAP:\n \tcase RTE_FLOW_ACTION_TYPE_NVGRE_ENCAP:\n-\t\tif (!priv->sh->esw_mode && !flow_attr->transfer)\n+\t\tif (!is_proxy || !flow_attr->transfer)\n \t\t\treturn false;\n \t\tif (action[0].type == RTE_FLOW_ACTION_TYPE_RAW_DECAP &&\n \t\t    action[1].type != RTE_FLOW_ACTION_TYPE_RAW_ENCAP)\n@@ -9962,6 +9975,7 @@ hw_mirror_format_clone(struct rte_eth_dev *dev,\n                        struct mlx5dr_action_dest_attr *dest_attr,\n \t\t       uint8_t *reformat_buf, struct rte_flow_error *error)\n {\n+\tstruct mlx5_priv *priv = dev->data->dev_private;\n \tint ret;\n \tuint32_t i;\n \tbool decap_seen = false;\n@@ -9988,6 +10002,9 @@ hw_mirror_format_clone(struct rte_eth_dev *dev,\n \t\t\tif (ret)\n \t\t\t\treturn ret;\n \t\t\tbreak;\n+\t\tcase RTE_FLOW_ACTION_TYPE_PORT_REPRESENTOR:\n+\t\t\tdest_attr->dest = priv->hw_def_miss;\n+\t\t\tbreak;\n \t\tcase RTE_FLOW_ACTION_TYPE_RAW_DECAP:\n \t\t\tdecap_seen = true;\n \t\t\tbreak;\n",
    "prefixes": [
        "2/3"
    ]
}