Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/127108/?format=api
{ "id": 127108, "url": "http://patches.dpdk.org/api/patches/127108/?format=api", "web_url": "http://patches.dpdk.org/project/dpdk/patch/20230519083110.809913-7-wenjing.qiao@intel.com/", "project": { "id": 1, "url": "http://patches.dpdk.org/api/projects/1/?format=api", "name": "DPDK", "link_name": "dpdk", "list_id": "dev.dpdk.org", "list_email": "dev@dpdk.org", "web_url": "http://core.dpdk.org", "scm_url": "git://dpdk.org/dpdk", "webscm_url": "http://git.dpdk.org/dpdk", "list_archive_url": "https://inbox.dpdk.org/dev", "list_archive_url_format": "https://inbox.dpdk.org/dev/{}", "commit_url_format": "" }, "msgid": "<20230519083110.809913-7-wenjing.qiao@intel.com>", "list_archive_url": "https://inbox.dpdk.org/dev/20230519083110.809913-7-wenjing.qiao@intel.com", "date": "2023-05-19T08:31:09", "name": "[v4,6/7] net/cpfl: adjust timestamp mbuf register", "commit_ref": null, "pull_url": null, "state": "changes-requested", "archived": true, "hash": "e0376ddd5be51a7bb7ff0bae130f19564a20dc95", "submitter": { "id": 2680, "url": "http://patches.dpdk.org/api/people/2680/?format=api", "name": "Wenjing Qiao", "email": "wenjing.qiao@intel.com" }, "delegate": { "id": 1540, "url": "http://patches.dpdk.org/api/users/1540/?format=api", "username": "qzhan15", "first_name": "Qi", "last_name": "Zhang", "email": "qi.z.zhang@intel.com" }, "mbox": "http://patches.dpdk.org/project/dpdk/patch/20230519083110.809913-7-wenjing.qiao@intel.com/mbox/", "series": [ { "id": 28088, "url": "http://patches.dpdk.org/api/series/28088/?format=api", "web_url": "http://patches.dpdk.org/project/dpdk/list/?series=28088", "date": "2023-05-19T08:31:03", "name": "fix idpf and cpfl timestamp", "version": 4, "mbox": "http://patches.dpdk.org/series/28088/mbox/" } ], "comments": "http://patches.dpdk.org/api/patches/127108/comments/", "check": "success", "checks": "http://patches.dpdk.org/api/patches/127108/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<dev-bounces@dpdk.org>", "X-Original-To": "patchwork@inbox.dpdk.org", "Delivered-To": "patchwork@inbox.dpdk.org", "Received": [ "from mails.dpdk.org (mails.dpdk.org [217.70.189.124])\n\tby inbox.dpdk.org (Postfix) with ESMTP id 34D3442B47;\n\tFri, 19 May 2023 10:37:34 +0200 (CEST)", "from mails.dpdk.org (localhost [127.0.0.1])\n\tby mails.dpdk.org (Postfix) with ESMTP id D7A8A42D65;\n\tFri, 19 May 2023 10:37:09 +0200 (CEST)", "from mga09.intel.com (mga09.intel.com [134.134.136.24])\n by mails.dpdk.org (Postfix) with ESMTP id A884042D31;\n Fri, 19 May 2023 10:37:07 +0200 (CEST)", "from fmsmga004.fm.intel.com ([10.253.24.48])\n by orsmga102.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384;\n 19 May 2023 01:37:06 -0700", "from dpdk-wenjing-01.sh.intel.com ([10.67.118.161])\n by fmsmga004.fm.intel.com with ESMTP; 19 May 2023 01:37:04 -0700" ], "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/simple;\n d=intel.com; i=@intel.com; q=dns/txt; s=Intel;\n t=1684485428; x=1716021428;\n h=from:to:cc:subject:date:message-id:in-reply-to:\n references:mime-version:content-transfer-encoding;\n bh=11In9lJFWJQsHMiBcR933U4CVzkIIQRr9DuKLpq9vYA=;\n b=iq9t0ORfoqVaJLvdUTffiznnbNTPaQzNoJ8WQmE9VTtvaEYkBM1+sCLc\n DbuodaU/tVjIpexg6aJ5ezpNPDVqIar5JNqUDVZk0FWor222efVyoVqua\n /Zxalh37eldIMUL1uV9JSwVvs1eNLwq1CTr53SrEJoZFBtQJaZ7cGGAxI\n 46RDgHBG04nHpMO2Od/BpGEe8w9lxtBzJZVb+KvQpyf+PtuEkRLPEytcQ\n atxv47xkNEvsJ+0ZMX0tLgEVZkkLHHKR8jAPqrtqsGyiuAiZOYxs6/XOi\n 3152iqdL1UAWx8odpZ8s6Hlk8p8PLOuyj1ix72BILglAah+2fESsHIbKX w==;", "X-IronPort-AV": [ "E=McAfee;i=\"6600,9927,10714\"; a=\"354670416\"", "E=Sophos;i=\"6.00,176,1681196400\"; d=\"scan'208\";a=\"354670416\"", "E=McAfee;i=\"6600,9927,10714\"; a=\"772216269\"", "E=Sophos;i=\"6.00,176,1681196400\"; d=\"scan'208\";a=\"772216269\"" ], "X-ExtLoop1": "1", "From": "Wenjing Qiao <wenjing.qiao@intel.com>", "To": "jingjing.wu@intel.com,\n\tbeilei.xing@intel.com,\n\tqi.z.zhang@intel.com", "Cc": "dev@dpdk.org, mingxia.liu@intel.com,\n Wenjing Qiao <wenjing.qiao@intel.com>,\n stable@dpdk.org", "Subject": "[PATCH v4 6/7] net/cpfl: adjust timestamp mbuf register", "Date": "Fri, 19 May 2023 04:31:09 -0400", "Message-Id": "<20230519083110.809913-7-wenjing.qiao@intel.com>", "X-Mailer": "git-send-email 2.25.1", "In-Reply-To": "<20230519083110.809913-1-wenjing.qiao@intel.com>", "References": "<20230424091707.488045-2-wenjing.qiao@intel.com>\n <20230519083110.809913-1-wenjing.qiao@intel.com>", "MIME-Version": "1.0", "Content-Transfer-Encoding": "8bit", "X-BeenThere": "dev@dpdk.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "DPDK patches and discussions <dev.dpdk.org>", "List-Unsubscribe": "<https://mails.dpdk.org/options/dev>,\n <mailto:dev-request@dpdk.org?subject=unsubscribe>", "List-Archive": "<http://mails.dpdk.org/archives/dev/>", "List-Post": "<mailto:dev@dpdk.org>", "List-Help": "<mailto:dev-request@dpdk.org?subject=help>", "List-Subscribe": "<https://mails.dpdk.org/listinfo/dev>,\n <mailto:dev-request@dpdk.org?subject=subscribe>", "Errors-To": "dev-bounces@dpdk.org" }, "content": "Due to only support timestamp at port level, adjust\ntimestamp mbuf register to dev config.\n\nFixes: 8c6098afa075 (\"common/idpf: add Rx/Tx data path\")\nCc: stable@dpdk.org\n\nSigned-off-by: Wenjing Qiao <wenjing.qiao@intel.com>\nSuggested-by: Jingjing Wu <jingjing.wu@intel.com>\n---\n drivers/net/cpfl/cpfl_ethdev.c | 9 +++++++--\n drivers/net/cpfl/cpfl_rxtx.c | 2 ++\n 2 files changed, 9 insertions(+), 2 deletions(-)", "diff": "diff --git a/drivers/net/cpfl/cpfl_ethdev.c b/drivers/net/cpfl/cpfl_ethdev.c\nindex 702fd6f4ec..a6a17d03f9 100644\n--- a/drivers/net/cpfl/cpfl_ethdev.c\n+++ b/drivers/net/cpfl/cpfl_ethdev.c\n@@ -767,8 +767,13 @@ cpfl_dev_start(struct rte_eth_dev *dev)\n \t\tgoto err_vec;\n \t}\n \n-\tif (dev->data->dev_conf.rxmode.offloads & RTE_ETH_RX_OFFLOAD_TIMESTAMP)\n-\t\tidpf_rx_timestamp_start(base);\n+\tif (dev->data->dev_conf.rxmode.offloads & RTE_ETH_RX_OFFLOAD_TIMESTAMP) {\n+\t\tret = idpf_rx_timestamp_start(base);\n+\t\tif (ret != 0) {\n+\t\t\tPMD_DRV_LOG(ERR, \"Failed to register mbuf for timestamp\");\n+\t\t\tgoto err_vec;\n+\t\t}\n+\t}\n \n \tret = idpf_vc_vectors_alloc(vport, req_vecs_num);\n \tif (ret != 0) {\ndiff --git a/drivers/net/cpfl/cpfl_rxtx.c b/drivers/net/cpfl/cpfl_rxtx.c\nindex 75021c3c54..4781059f2c 100644\n--- a/drivers/net/cpfl/cpfl_rxtx.c\n+++ b/drivers/net/cpfl/cpfl_rxtx.c\n@@ -530,6 +530,8 @@ cpfl_rx_queue_init(struct rte_eth_dev *dev, uint16_t rx_queue_id)\n \t frame_size > rxq->rx_buf_len)\n \t\tdev->data->scattered_rx = 1;\n \n+\tif (dev->data->dev_conf.rxmode.offloads & RTE_ETH_RX_OFFLOAD_TIMESTAMP)\n+\t\trxq->ts_enable = TRUE;\n \terr = idpf_qc_ts_mbuf_register(rxq);\n \tif (err != 0) {\n \t\tPMD_DRV_LOG(ERR, \"fail to register timestamp mbuf %u\",\n", "prefixes": [ "v4", "6/7" ] }